Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: Single-Protocol PHY

GLOBALFOUNDRIES 22nm FDSOI USB3.0 PHY

USB 3.0 GlobalFoundries 22nm FDX Silicon Proven View all specifications

Key features

  • 5-Gbps Super-Speed data transmission rate through 3-m USB3.0 cable
  • Spread Spectrum clock (SSC) and data scrambling to minimize EMI
  • PIPE 3-compliant Super-Speed USB 3.0 Transceiver interface
  • Supports 16-bit 250-MHz , and 32-bit 125M PIPE interface
  • Supports Super-Speed power management modes: U0, U1, U2 and U3
  • Multiple loopback and compliance test modes
  • Built-in BIST pattern generator and checker with programmable modes for stand-alone tests
  • On chip Eye Opening Monitor (EOM) to measure the eye diagram at the receiver side
  • -3.5dB de-emphasis at the TX side and programmable CTLE equalization at RX side
  • 8b/10b encoding/decoding implemented in hardware
  • IEEE standards 1149.1 and 1149.6(JTAG) boundary scan for internal visibility and control
  • More details, please go to below website to contact VeriSilicon location sales : http://www.verisilicon.com/en/contactus.asp

Silicon Options

Foundry Node Process Maturity
GlobalFoundries 22nm FDX Silicon Proven

Specifications

Identity

Part Number
GF22FDSOIV18_USB30PHY_01
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Standards & Interfaces

Supported Standards
USB 3.0

Provider

Learn more about Single-Protocol PHY IP core

VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP

The Coral NPU is built on the open RISC-V instruction set architecture, featuring native tensor processing capabilities, supporting mainstream machine learning frameworks such as JAX, PyTorch, and TensorFlow Lite (TFLite), and utilizing open-standard tools like Multi-Level Intermediate Representation (MLIR) from the Low Level Virtual Machine (LLVM) project for compiler infrastructure.

Frequently asked questions about Single-Protocol PHY IP

What is GLOBALFOUNDRIES 22nm FDSOI USB3.0 PHY?

GLOBALFOUNDRIES 22nm FDSOI USB3.0 PHY is a Single-Protocol PHY IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for globalfoundries Silicon Proven.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP