Overview
Many new applications such as augmented reality, depth perception and gesture recognition require multiple image sensor interfaces to connect to the application processor with minimal latency between frames. Lattice Crosslink can interface to multiple MIPI CSI-2 image sensors and aggregate data to a single CSI-2 output. Aggregation can be performed by stitching the image sensor frames together in a side by side configuration or arbitrating data packets based on virtual channel.
Lattice CrossLink is a programmable video interface bridging device capable of providing multiple MIPI CSI-2 interfaces at up to 6 Gbps per PHY. This bridge is available as free IP in Lattice Diamond for allowing easy configuration and setup.
Features * Supports MIPI CSI-2 inputs and outputs at up to 6 Gbps: 1, 2 or 4 Data Lanes
* Merges two of four MIPI CSI-2 inputs to one MIPI CSI-2 output * GPIO provides mux control to switch between two sets of merged CSI-2 inputs
* Output data rate is 2x input data rate
* LR merge method – Combined or merged packets from both left and right channels to form a single packets for each pixel line
* VC merge method – Assigned a unique virtual channel ID for each channel, data will be sending alternately between channels. AP is responsible to perform the actual merging between channels
* Supports all CSI-2 data type: RAW, RGB, YUV
* Compliance with MIPI D-PHY Specification v1.1
* Compliance with CSI-2 Specification v1.1
Learn more about MIPI IP core
With the rapid growth of AR/VR and high-resolution imaging systems such as drones and action cameras, MIPI CSI (Camera Serial Interface) and MIPI DSI (Display Serial Interface) require both high data throughput and low power consumption. M31 provides a MIPI C-PHY and D-PHY IP combo solution implemented on TSMC N3P and N3C processes.
Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.
High-speed chip-to-chip data transfer is continuously evolving to meet increasing performance demands. MIPI MPHY is a high-speed physical layer interface developed by the MIPI Alliance. This protocol is used for high-speed chip-to-chip interfaces, mainly in mobile and automotive devices.
From the first monochrome mobile displays to today’s ultra-high-definition automotive dashboards and immersive AR/VR headsets, MIPI technology has quietly become the backbone of modern data connectivity. Let’s explore how MIPI standards have evolved, the markets they serve, and why Rambus is at the forefront of this transformation.
The latest advancements in the MIPI D-PHY and MIPI C-PHY specifications and their potential to transform vision and imaging technologies.
Higher link speeds, security and a compliance program have been added to the MIPI Automotive SerDes Solutions framework.
