RC Oscillator IP, Output: 10MHz, UMC 90nm LL process
Faraday Technology
•
HQ:
Taiwan
Internal-RC, trimmable fixed frequency 10MHz.
- UMC
- 90nm
- LL
Compare 2,955 UMC IP Cores from 31 vendors
-
-
D/A Converter IP, 18 bits, Audio Codec, UMC 90nm SP process
Faraday Technology• HQ: Taiwan18-Bit MONO Sigma-Delta Digital-to-Analog converter Codec with speaker driver, UMC 90nm SP/RVT Low-K Logic process.
- UMC
- 90nm
- SP
-
Voltage Detector IP, 4 Levels, UMC 65nm LL process
Faraday Technology• HQ: Taiwan4-Level Voltage Detector for USB-OTG, UMC 65nm LL Logic/RVT Low-K process and 2.5V overdrive 3.3V device.
- UMC
- 65nm
- LL
-
USB 1.1.OTG PHY IP, OTG, UMC 65nm SP process
Faraday Technology• HQ: TaiwanUSB 1.1 On-The-Go PHY, UMC 65nm SP/HVT Logic Low-K process.
- UCIe 1.1
- UMC
- 65nm
-
DC-DC IP, Input: 3.3V, Output: 5V/100mA, UMC 65nm SP process
Faraday Technology• HQ: TaiwanBoosting voltage from 3.3V to 5V, 100mA driving capability, Ivcca=200uA @ Idrive=0, Pulse Width Modulator, UMC 65nm SP/HVT Logic …
- UMC
- 65nm
-
Faraday Technology• HQ: Taiwan
Input 25M-500MHz, output 1000M-1500MHz, frequency synthesizable PLL, UMC 65nm SP/RVT process.
- UMC
- 65nm
-
RC Oscillator IP, Output: 12KHz, UMC 65nm LL process
Faraday Technology• HQ: TaiwanInternal-RC, trimmable fixed frequency 12KHz.
- UMC
- 65nm
- LL
-
RC Oscillator IP, Output: 50MHz, UMC 65nm SP process
Faraday Technology• HQ: TaiwanInternal-RC, trimmable fixed frequency 50MHz, Input 0.9V-1.1V, VBG=0.5V, UMC 65nm SP/RVT Logic Low-K process.
- UMC
- 65nm
-
PLL (Frequency Synthesizer) IP, Input: 20MHz - 200MHz, Output: 250MHz - 500MHz, UMC 65nm SP process
Faraday Technology• HQ: TaiwanInput 20M-200MHz, output 250M-500MHz, frequency synthesizable PLL, UMC 65nm SP/RVT Logic process.
- UMC
- 65nm
-
PLL (Frequency Synthesizer) IP, Input: 20MHz - 200MHz, Output: 500MHz - 1GHz, UMC 65nm SP process
Faraday Technology• HQ: TaiwanInput 20M-200MHz, output 500M-1000MHz, frequency synthesizable PLL, UMC 65nm SP/RVT Logic process.
- UMC
- 65nm
-
Single Port SRAM Compiler IP, 5.6um2 bit cells, Synchronous, UMC 0.18um eFlash/G2 process
Faraday Technology• HQ: TaiwanUMC 0.18um e-flash GII Logic process synchronous Single Port SRAM memory compiler.
- UMC
- 180nm
-
Power on Reset IP, Input: 1.8V, UMC 0.18um G2 process
Faraday Technology• HQ: TaiwanVrr=1.2V Vfr=1.0V, input 1.8V, Core type (with Self-Test Circuit), Power On Reset, UMC 0.18um GII Logic process.
- UMC
- 180nm
- G
-
Power on Reset IP, Input: 1.8V, UMC 0.18um G2 process
Faraday Technology• HQ: TaiwanVrr=1.2V Vfr=1.0V, input 1.8V, Core type, Power On Reset, UMC 0.18um GII Logic process.
- UMC
- 180nm
- G
-
RC Oscillator IP, Output: 80MHz, UMC 0.18um G2 process
Faraday Technology• HQ: TaiwanInternal-RC, trimmable frequency 80MHz.
- UMC
- 180nm
- G
-
Power on Reset IP, Input: 1.2V, UMC 0.13um HS/FSG process
Faraday Technology• HQ: TaiwanVrr=0.75V Vfr=0.65V, input 1.2V, Core type, Power On Reset, UMC 0.13um HS/FSG Logic process.
- UMC
- 130nm
- HS
-
Power on Reset IP, Input: 1.2V, UMC 0.13um SP/FSG process
Faraday Technology• HQ: TaiwanVrr=0.76V Vfr=0.66V, input 1.2V, Core type, Power On Reset, UMC 0.13um SP Logic(FSG) process.
- UMC
- 130nm
- SP
-
RC Oscillator IP, Output: 70MHz, UMC 0.13um HS/FSG process
Faraday Technology• HQ: TaiwanInternal-RC, trimmable fixed frequency 70MHz.
- UMC
- 130nm
- HS
-
DDR DLL IP, 100MHz - 400MHz, Output: 25% Delay, UMC 0.13um HS/FSG process
Faraday Technology• HQ: TaiwanDLL-based cell that generates two-channel DQS with 25% timing delay for DDR2 SDRAM controller usage, UMC 0.13um HS/FSG process.
- UMC
- 130nm
- HS
-
Standard Cell (MiniLib) Library IP, 6 tracks, UMC 0.11um LL/FSG process
Faraday Technology• HQ: TaiwanUMC 0.11um low leakage process Standard Core Cell Library Mini-Library.
- UMC
- 110nm
- LL
-
Single Port SRAM Compiler IP, UMC 90nm SP process
Faraday Technology• HQ: TaiwanUMC 90nm SP Low-K Logic process Low Power synchronous high density Single Port SRAM memory compiler.
- UMC
- 90nm
- SP