SMIC 28nm 0V75 ESD Power Clamp
This specific IP macro is designed in 28nm and can be ported to other technologies upon request using Sofics in-house design tool flow.
- SMIC
- 180nm
- G
- Available on request
ESD Protection Library IP cores provide the pad-level interface between silicon and the package or board environment in modern SoC and ASIC designs.
These IP cores support pad and protection structures that harden chip interfaces against electrostatic discharge events, helping designers create robust I/O implementations across digital, analog, and high-speed domains
This catalog allows you to compare ESD Protection Library IP cores from leading vendors based on signal integrity, robustness, integration fit, and process node compatibility.
Whether you are designing all chip I/O domains, industrial products, consumer devices, or automotive electronics, you can find the right ESD Protection Library IP for your application.
SMIC 28nm 0V75 ESD Power Clamp
This specific IP macro is designed in 28nm and can be ported to other technologies upon request using Sofics in-house design tool flow.
SMIC 28nm 0V75 ESD Local Clamp – Low Capacitance
This specific IP macro is designed in 28nm and can be ported to other technologies upon request using Sofics in-house design tool flow.
Over-voltage Protection Module to handle direct connection of voltage regulators to a 5V battery using standard 2.5 OD 3.3V devic…
SMIC 65nm LL Local ESD protection cell
IP
SMIC 55nm LL ESD protection cell
IP
IP