Foundry sponsored - Single Port SRAM compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 320 k
Foundry sponsored - Single port SRAM compiler - TSMC 55 nm uLP - Memory optimized for high density and low power - Dual Voltage -…
Overview
Key features
- FOUNDRY SPONSORED
- HIGHEST DENSITY
- -Smart periphery design
- -Typically up to 20% gain in density versus alternative HD-LP RAM depending on instance configuration
- -Uses Pushed Rules Foundry bitcell
- EXTENDED BATTERY LIFE
- -Designed with partitioned array to reach ultra low power consumption from 1.2 V +/-10% downto 0.9 V +/-10%
- -Available power saving modes: stand-by mode and data retention mode
- -Minimum data retention mode for ultra low leakage savings: 0.55 V (optional)
- EASIEST INTEGRATION
- -MUX option enabling several performance trade-offs and form factors
- -Data range flexibility allows easy addition of bits for ECC purposes
- -Address range flexibility allows easy addition of single rows for redundancy purposes
- ENABLES RIGHT ON FIRST PASS DESIGN
- -Complete mismatch validation of the memory architecture taking into account local and global dispersion
- -Extended validation for a high coverage rate of the compiler
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about SRAM IP core
Improving Battery-Powered Device Operation Time Thanks To Power Efficient Sleep Mode
Cache Evaluation Software: A Dynamically Configurable Cache Simulator
Timing Fragility Aware Selective Hardening of RISCV Soft Processors on SRAM Based FPGAs
Novel Trade-offs in 5 nm FinFET SRAM Arrays at Extremely Low Temperatures
Why SRAM PUF Technology Is the Bedrock of Dependable Security in Any Chip
Frequently asked questions about SRAM IP cores
What is Foundry sponsored - Single Port SRAM compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 320 k?
Foundry sponsored - Single Port SRAM compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 320 k is a SRAM IP core from Dolphin Semiconductor listed on Semi IP Hub.
How should engineers evaluate this SRAM?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SRAM IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.