Vendor: Logicircuit, Inc. Category: Protocol Bridge

DO-254 AXI to PCI Bridge 1.00a

Provides full bridge functionality between the Xilinx® AXI interface and a 32-bit Revision 2.2 compliant Peripheral Component Int…

Contact Provider Request Datasheet

Overview

Provides full bridge functionality between the Xilinx® AXI interface and a 32-bit Revision 2.2 compliant Peripheral Component Interconnect (PCI™) bus.

Key features

  • Fully compatible 32-bit, 66/33 MHz Initiator/Target core for PCI™
  • Customizable, programmable, single-chip solution
  • Pre-defined implementation for predictable timing
  • Incorporates Xilinx® Smart-IP technology
  • 3.3V operation at 0?66 MHz
  • Fully verified design tested with Xilinx proprietary test bench and hardware
  • Delivered through the Xilinx® CORE Generator™ software
  • CardBus compliant
  • Supported initiator functions:
  • ? Configuration read, configuration write
  • ? Memory read, memory write, MRM, MRL User Guide v3
  • ? Interrupt acknowledge, special cycles VHDL/Verilog Simulation Model
  • ? I/O read, I/O write
  • Supported target functions:
  • ? Type 0 configuration space header
  • ? Up to three base address registers (MEM or I/O with adjustable block size from 16 bytes to 2 GB)
  • ? Medium decode speed
  • ? Parity generation, parity error detection
  • ? Configuration read, configuration write
  • ? Memory read, memory write, MRM, MRL
  • ? Interrupt acknowledge
  • ? I/O read, I/O write
  • ? Target abort, target retry, target disconnect

Benefits

  • Mature source IP has been re-engineered for full DAL-A compliance for airworthiness and design assurance for safety-critical programs, supporting and simplifying the compliance effort at the FPGA level.

What’s Included?

  • Encrypted source along with a complete certification data package (CDP) including all artifacts required for chip-level compliance.

Specifications

Identity

Part Number
10118
Vendor
Logicircuit, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Logicircuit, Inc.

Learn more about Protocol Bridge IP core

A comparison of Network-on-Chip and Busses

This whitepaper summarizes the limitations of traditional bus-based approaches, introduces the advantages of the generic concept of NoC, and provides specific data about Arteris’ NoC, the first commercial implementation of such architectures

IP Core for an H.264 Decoder SoC

This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.

Frequently asked questions about Protocol Bridge IP cores

What is DO-254 AXI to PCI Bridge 1.00a?

DO-254 AXI to PCI Bridge 1.00a is a Protocol Bridge IP core from Logicircuit, Inc. listed on Semi IP Hub.

How should engineers evaluate this Protocol Bridge?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP