Vendor: Logicircuit, Inc. Category: Protocol Bridge

DO-254 AXI Bridge For PCI Express 1.00a

An interface between the AXI4 and PCI Express®.

Contact Provider Request Datasheet

Overview

An interface between the AXI4 and PCI Express®.

Key features

  • Zynq™-7000, Kintex™-7, Virtex™-7, Artix™-7, Virtex™-6 and Spartan®-6 FPGA Integrated Blocks for PCI Express
  • Kintex™-7 / Virtex™-7 / Artix™-7 x1, x2, x4, x8 Gen 1 and x1, x2, x4 Gen 2
  • Virtex™-6 x1, x2, x4 Gen 1 and x1, x2 Gen 2
  • Spartan®-6 x1 Gen 1
  • Maximum Payload Size (MPS) up to 256 Bytes
  • Multiple Vector Messaged Signaled Interrupt (MSI)
  • Legacy interrupt supported
  • Memory-mapped AXI4 access to PCIe® space
  • PCIe® access to memory mapped AXI4 space
  • Tracks and manages Transaction Layer Packets (TLP) completion processing
  • Detects and indicates error conditions with interrupts
  • Optimal AXI4 pipeline support for enhanced performance
  • Compliant to Advanced RISC Machine (ARM®) Advanced Microcontroller Bus Architecture 4(AMBA®) AXI4 spec
  • Supports up to three PCIe® 32-bit or 64-bit PCIe Base Address Register (BAR) as Endpoint

Benefits

  • Mature source IP has been re-engineered for full DAL-A compliance for airworthiness and design assurance for safety-critical programs, supporting and simplifying the compliance effort at the FPGA level.

What’s Included?

  • Encrypted source along with a complete certification data package (CDP) including all artifacts required for chip-level compliance.

Specifications

Identity

Part Number
10133
Vendor
Logicircuit, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Logicircuit, Inc.

Learn more about Protocol Bridge IP core

A comparison of Network-on-Chip and Busses

This whitepaper summarizes the limitations of traditional bus-based approaches, introduces the advantages of the generic concept of NoC, and provides specific data about Arteris’ NoC, the first commercial implementation of such architectures

IP Core for an H.264 Decoder SoC

This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.

Frequently asked questions about Protocol Bridge IP cores

What is DO-254 AXI Bridge For PCI Express 1.00a?

DO-254 AXI Bridge For PCI Express 1.00a is a Protocol Bridge IP core from Logicircuit, Inc. listed on Semi IP Hub.

How should engineers evaluate this Protocol Bridge?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP