How Secure DDR Interfaces Protect DRAM from Memory Attacks
Brett Murdock, Dana Neustadter (Synopsys)
Vendor:
MAXVY Technologies Pvt Ltd
Category:
DDR
DDR5 REGISTERING CLOCK DRIVER (RCD) IP - (DDR5RCD03)
The DDR5RCD03 is a registering clock driver used on DDR5 RDIMMs and LRDIMMs.
Overview
The DDR5RCD03 is a registering clock driver used on DDR5 RDIMMs and LRDIMMs. Its primary function is to buffer the Command/Address (CA) bus, chip selects, and clock between the host controller and the DRAMs. It also creates a BCOM bus which controls the data buffers for LRDIMMs.
Key features
- Compliance as per JEDEC's JESD82-513
- In I3C mode, SCL Operating speed 12.5MHz as Maximum
- DDR5 server speeds up to 6000MT/s
- Dual channel with each channel being 32 bits wide for data
- Supports power saving mechanisms
- Supports rank 0 & rank 1 DIMM configurations
- Loopback and pass-through modes
- BCOM sideband bus for LRDIMM data buffer control
- Support In-band Interrupt
- Packet Error check(PEC)
- CCC Packet Error Handling
- Error log register
- Parity Error Handling Support
- Interrupt Arbitration
- I2C Fast-mode Plus (FM+) and I3C Basic supported
- Support switch from I2C mode to I3C Basic
- I2C Mode, Supports
- Block Write
- Block Read
- Byte Write
- Byte Read
- I3C Mode, Supports
- Block Write
- Block Read
- Clearing Status Registers
- JESD82-513 specification compliance
- I3C Basic Common Command Codes (CCC)
- DEVCTRL
- SETHID
- SETAASA
- ENEC
- DISEC
- RSTDAA
- DEVCAP
- GETSTATUS
Block Diagram
DDR5 RCD03 block diagram
What’s Included?
- Verilog Source Code
- User Guide
- IP Integration Guide
- Simulation Script
- Synthesis Script
- Encrypted Verification Test-bench Environment
- cocotb Verification Environment
- Basic Test-suite
- Firmware code
Specifications
Identity
Part Number
DDR5 RCD03
Vendor
MAXVY Technologies Pvt Ltd
Type
Silicon IP
Controller / PHY
Controller
Standards & Interfaces
Memory
DDR5
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
India
Learn more about DDR IP core
The complete series of high-end DDR IP solutions of Innosilicon is industry-leading and across major foundry processes
In recent years, emerging industries such as AI, Internet of Things, 5G, and intelligent networked vehicles have flourished, and the high requirements for performance have greatly increased the scale and complexity of chips, constantly challenging IP limitations.
Secure DDR DRAM Against Rowhammer, RAMBleed, and Cold-Boot Attacks
Dana Neustadter, Senior Product Manager for Security Solutions, and Brett Murdock, Director, Product Line Management for Memory Interface IP, Synopsys Solutions Group
DDR IP Hardening - Overview & Advance Tips
DDR is most critical IP to SoC’s successful operation, because processors in SoC typically spends the majority of its cycles on reading and writing to DDR memory.
Which DDR SDRAM Memory to Use and When
This whitepaper provides an overview of the JEDEC memory standards to help SoC designers select the right memory solution, including IP, that best fits their application requirements.
DDR5/4/3/2: How Memory Density and Speed Increased with each Generation of DDR
Frequently asked questions about DDR Interface IP
What is DDR5 REGISTERING CLOCK DRIVER (RCD) IP - (DDR5RCD03)?
DDR5 REGISTERING CLOCK DRIVER (RCD) IP - (DDR5RCD03) is a DDR IP core from MAXVY Technologies Pvt Ltd listed on Semi IP Hub.
How should engineers evaluate this DDR?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DDR IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.