Overview
Overview
The DDR3 Pinout Generation Utility is a GUI tool that is capable of generating the pinout and preference files that contain information for a design that uses the DDR3 SDRAM Controller IP core. The process of determining and assigning a pinout configuration is not always straightforward. Many factors need to be taken into consideration such as pinout generation rules, SSN reduction, etc. The DDR3 Pinout Generation Utility aids the user by providing an automated GUI-based environment that simplifies the pinout generation process. This tool enables the user to input the desired configuration into the GUI and generates a pinout file and corresponding preference file as the output. The pinout is generated in the form of an Excel spreadsheet file (.xls). An .lpf file provides the LOCATE pref-erences for the generated pins.
The DDR3 Pinout Generation Utility also provides an automated pinout validation feature. Once a DDR3 pinout is generated, you can use the Diamond software and the DDR3 SDRAM Controller IP core to validate the generated pinout. Before the tool can be put into use, certain settings and variables need to be configured. The procedure to set up the required options for accessing the Diamond software and the DDR3 SDRAM Controller IP core is detailed in the User's Guide. Note that this flow is for the Windows 7 platform. If you use a different operating system, you can take equivalent steps.
Learn more about DDR IP core
Combining Arm® AGI CPU server platforms with Lattice FPGAs and AMI firmware creates a solution that provides advanced security, manageability, connectivity, and flexibility for next-generation AI data center infrastructure.
Lattice Prompt pairs with AI agentic tools developers already use, combining them with Lattice design tools, knowledge base, and documentation to turn natural language inputs into validated responses, dramatically accelerating FPGA development while optimizing design performance and capability.
First announced on May 4, 2026, the acquisition creates the industry's most complete secure management and control platform.
The acquisition brings together Lattice’s industry-leading low power FPGAs with AMI’s industry‑leading platform firmware and infrastructure manageability solutions for cloud and AI to create a complete portfolio of secure management and control solutions.
The collaboration demonstrates a real-time AI sensor fusion architecture that integrates TI mmWave radar and camera sensors using NVIDIA Holoscan Sensor Bridge running on Lattice’s low power FPGA. The FPGA acts as a companion chip delivering synchronized sensor data directly into GPU-accessible memory to enable low-latency and robust perception for robotics and industrial edge AI applications.
Sets new standard for secure control FPGAs with full CNSA 2.0-compliant post-quantum cryptography, crypto-agility, and hardware Root of Trust for next-generation infrastructure
