Vendor: SmartDV Technologies Category: DDR

DDR3 3DS Synthesizable Transactor

DDR3 3DS Synthesizable Transactor provides a smart way to verify the DDR3 3DS component of a SOC or a ASIC in Emulator or FPGA pl…

Controller DDR3 View all specifications

Overview

DDR3 3DS Synthesizable Transactor provides a smart way to verify the DDR3 3DS component of a SOC or a ASIC in Emulator or FPGA platform. The SmartDV's DDR3 3DS Synthesizable Transactor is fully compliant with standard DDR3 3DS Specification and provides the following features.

Key features

  • Supports 100% of DDR3 3DS protocol standard JESD79-3-3
  • Supports all the DDR3 3DS commands as per the specs
  • Supports up to 64GB device density
  • Supports 64 internal banks
  • Supports following device type:
    • X4
    • X8
  • Supports all speed grades as per specification
  • Supports write pattern command
  • Supports CA parity
  • Supports programmable write latency and read latency
  • Supports on-the-fly for burst length
  • Supports programmable burst length: 4, 8
  • Checks for following
    • Check-points include power up initialization and power off rules
    • State based rules, active Command rules
    • Read/Write command rules etc
    • All timing violations
  • Supports all mode register programming
  • Supports write data mask
  • Supports power down features
  • Supports DLL
  • Supports write leveling
  • Supports ZQ calibration
  • Supports self refresh mode
  • Supports ODT (On-Die Termination)
  • Supports both synchronous and asynchronous on-die termination modes
  • Supports all types of timing and protocol violation detection
  • Models, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations

Block Diagram

Benefits

  • Compatible with testbench writing using SmartDV's VIP
  • All UVM sequences/testcases written with VIP can be reused
  • Runs in every major emulators environment
  • Runs in custom FPGA platforms

What’s Included?

  • Synthesizable transactors
  • Complete regression suite containing all the DDR3 3DS testcases
  • Examples showing how to connect various components, and usage of Synthesizable Transactor
  • Detailed documentation of all DPI, class, task and function's used in verification env
  • Documentation contains User's Guide and Release notes

Specifications

Identity

Part Number
DDR3 3DS Transactor
Vendor
SmartDV Technologies
Type
Silicon IP
Controller / PHY
Controller

Standards & Interfaces

Memory
DDR3

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about DDR IP core

Which DDR SDRAM Memory to Use and When

This whitepaper provides an overview of the JEDEC memory standards to help SoC designers select the right memory solution, including IP, that best fits their application requirements.

Frequently asked questions about DDR Interface IP

What is DDR3 3DS Synthesizable Transactor?

DDR3 3DS Synthesizable Transactor is a DDR IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this DDR?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DDR IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP