Vendor: PRSsemicon Group Category: I2C / I3C

MIPI I3C MASTER

Key features

  • Compliant with the MIPI Alliance Draft Specification for I3C v1.x
  • I3C Master Features
    • Supports all modes of Master – SDR, HDR and HDR-DDR,I2C Modes
    • Can be configured to work as secondary master also.
    • Dynamic addressing assignment capability
    • Support for slave generated inband interrupts.
    • Memory for retaining bus device addresses.
  • I3C Slave Features
    • Supports I3C slave configuration – HDR-DDR Slave, SDR Only Slave.
    • Common Slave IP can be instantiated many times to have multiple slaves on the I3C bus.
    • Dynamic address complaint.
    • Supports/Tolerate I3C global command codes.
    • Master Interface for system access : APB. Optionally AXI.
    • Slave Interface for Register access : APB
    • Configurable FIFOs

Block Diagram

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
MIPI I3C MASTER
Vendor
PRSsemicon Group

Provider

PRSsemicon Group
HQ: India
PRSsemicon is a fabless semiconductor company with a vision to provide Professional Reliable Solutions, Services & Support to our customers & partners globally. Our R&D Business Unit develops cutting edge IP Products, Our Business administration BU ties up with several partners who require our support to promote & resell their reliable IP's, Our Services BU helps customer on ASIC/FPGA/SoC Design Verification & Validation services.

Learn more about I2C / I3C IP core

From I2C to I3C: Evolution of Two-Wire Communication in Embedded Systems

The I2C (Inter-Integrated Circuit) Bus invented in 1980 by Philips Semiconductors (NXP Semiconductors today) was a massive step forward in simplifying communications in embedded systems. It is a simple two-wire interface for synchronous, multi-master/multi-slave, single ended serial communication. Fast forward 45 years to today and it is still widely used for attaching low speed peripheral Integrated Circuits (ICs), processors and microcontrollers. But silicon today has changed...

Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future

Early in my career selling chips for Motorola Semiconductor, the ability to spin derivative microcontroller chips for a customer’s specific requirement was relatively straightforward. If the volume looked reasonable, we would tape-out a new chip with a few added features because mask costs and wafers were relatively inexpensive at the larger process nodes. The customer won by getting an MCU tailored to their specific need, and Motorola won by gaining a more committed customer plus another SKU that could be sold to other customers – boosting ROI. With the migration to higher cost FinFET nodes, those times are long gone as the economics no longer work.

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

Frequently asked questions about I2C / I3C IP cores

What is MIPI I3C MASTER?

MIPI I3C MASTER is a I2C / I3C IP core from PRSsemicon Group listed on Semi IP Hub.

How should engineers evaluate this I2C / I3C?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this I2C / I3C IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP