Synopsys Advances Die‑to‑Die Connectivity with 64G UCIe IP Tape‑Out
Discover Synopsys 64G UCIe IP for energy-efficient, high-bandwidth die-to-die connectivity in advanced multi-die AI and HPC designs.
Vendor:
MSquare
Category:
UCIe
D2D UCIe 1.0
The Die-to-Die interface is a functional block that provides a data interface between two chip dies in the same package.
Overview
The Die-to-Die interface is a functional block that provides a data interface between two chip dies in the same package. MSquare's M2LINK D2D Solution, which is compatible with the UCIe v1.0 specification, includes both a Die-to-Die adapter layer and a physical layer. Each layer features a sideband interface that provides a back-channel for link training and register access of the link partner, as shown in Figure 1. This Unique hybrid analog/digital architecture offers low power consumption, compact footprint, and robust performance, making it highly suitable for applications in high-performance computing, AI, multimedia SoCs, and Die-to-Die interconnections.
Key features
- Compatible with UCIe v1.0 specification
- Single-ended, source synchronous and DDR IO Signaling
- Supports 32 bits(16bits TX + 16bits RX) data bus per module for standard package
- High clock frequency, up to 8GHz
- 16 Gbps/lane data rate
- 512Gbps (256Gbps TX + 256Gbps RX) bandwidth per module for standard package
- High energy efficiency with ~0.8pJ/bit for standard package
- Built in Test and diagnostics (Functional(PRBS), scan, at speed external loopback)
- The advanced process of 12nm
Block Diagram
D2D UCIe 1.0 block diagram
Specifications
Identity
Part Number
D2D UCIe 1.0
Vendor
MSquare
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
China
Learn more about UCIe IP core
Cadence Tapes Out 32GT/s UCIe IP Subsystem on Samsung 4nm Technology
In keeping with a rapidly broadening portfolio of die-to-die connectivity solutions, Cadence has taped out its IP subsystem for 32GT/s UCIe solution on Samsung's 4nm (SF4X) process technology.
UCIe D2D Adapter Explained: Architecture, Flit Mapping, Reliability, and Protocol Multiplexing
Understand the role of the UCIe D2D Adapter in enabling reliable, scalable, multi-protocol die-to-die communication for chiplet architectures.
The Next-Generation UCIe IP Subsystem for Advanced Package Designs
Cadence announces that it has taped out its IP subsystem for the 32G UCIe advanced package on TSMC’s 3nm (N3P) process technology.
Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process
Cadence has successfully demonstrated first-pass silicon success of its UCIe™ standard package IP on Samsung Foundry's 5nm automotive process. This milestone underscores Cadence's commitment to delivering high-performance, automotive-grade IP solutions that meet the stringent requirements of next-generation automotive and high-performance computing applications.
40G UCIe IP Advantages for AI Applications
For AI workloads to be processed reliably at a fast rate, the die-to-die interface in multi-die designs must be robust, low latency, and most importantly high bandwidth. This article outlines the need for 40G UCIe IP in AI data center chips leveraging multi-die designs.
Frequently asked questions about UCIe IP cores
What is D2D UCIe 1.0?
D2D UCIe 1.0 is a UCIe IP core from MSquare listed on Semi IP Hub.
How should engineers evaluate this UCIe?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UCIe IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.