Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: Single-Protocol PHY

crystalless USB1.1 PHY

The USB1.1 PHY is an IP version of USB transceiver designed in standard logic to interface the physical layer of Universal Serial…

Overview

The USB1.1 PHY is an IP version of USB transceiver designed in standard logic to interface the physical layer of Universal Serial Bus. It receives data via DP and DM and transfers data to USB1.1 core via RCV, VM and VP, capable of transmitting and receiving serial data at full speed (12M bit/s). The serial interface engine (SIE) controls the state of USB1.1 PHY through the OEN signal. When in receiving mode, it receives data at the USB1.1 PHY output RCV, VM and VP; when in transmitting mode, it drives the USB1.1 PHY input VPO and VMO. Please note that the IP can only be used as device in crystalless mode, but either host or device in crystal and PLL mode. And the maximum data package on DP/DM is 64 bytes, longer package isn’t supported.

Key features

  • Compliant with the USB1.1 standard:a) In crystalless mode: Supports full speed device only b)With external crystal and PLL: Supports full speed only, can be used as either host or device.
  • Power Supply: 1.5v and 3.3v
  • GSMC 0.13um low power 4P5M 1.5V/HV e-flash dual gate process
  • Uses digital input/output to transmit or receive USB cable data
  • Supports 12Mbit/s full speed serial data transmission
  • Supports single-ended data interface
  • Built-in level shift
  • Built-in 1.5K pull-up and 15K pull-down resistors, with selectable connection with DP or DM
  • Supports w/o crystal mode, generates 48M clock output in without crystall mode

Specifications

Identity

Part Number
G13V33LPDG_USB11_02
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Provider

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is crystalless USB1.1 PHY?

crystalless USB1.1 PHY is a Single-Protocol PHY IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP