Vendor: T2M GmbH Category: Channel Coding

CCSDS AR4JA LDPC Encoder/Decoder

AR4JA LDPC decoder is a configurable design that allows runtime configuration for decoding different code rates (i.e., 1/2, 2/3, …

Overview

AR4JA LDPC decoder is a configurable design that allows runtime configuration for decoding different code rates (i.e., 1/2, 2/3, and 3/4). To obtain high throughput, two different levels of parallelism are carried out; 128 check nodes and 6 variable nodes which are processed at the same time. A pipeline architecture is followed which significantly speeds up the whole decoding process. Also, layered architecture is implemented which helps to enhance the speed of the decoding process. AR4JA LDPC decoder supports soft decision decoding and hard decision output.

AR4JA LDPC decoder uses a Min-Sum algorithm to perform decoding. The min-Sum algorithm is an iterative algorithm that progresses to convergence through two updates: check node update and variable node update. Check node update is evaluated by calculating the minimums and signs of all connected variable nodes. Then variable node update takes place. Processing is done layer by layer until all layers and iterations are completed.

Key features

  • AR4JA LDPC code family is quasi-cyclic.
  • Irregular parity check matrix.
  • Run time configuration for more than one code rate (i.e., 1/2, 2/3, and 3/4).
  • Configurable codeword size that supports 2K, 3K, and 4k information words.
  • Minimum sum algorithm.
  • Layered decoding architecture.
  • Soft decision decoding.
  • Configurable iteration number.
  • Synthesized on ASIC 40nm and Xilinx FPGA (Virtex-UltraScale VCU118).
  • Compatible with “LOW-DENSITY PARITY CHECK CODES FOR USE IN NEAR-EARTH AND DEEP SPACE APPLICATIONS, CCSDS 131.1-O- 2, September 2007” standard.

Applications

  • Near-Earth and Deep-Space communication.
  • Space links communication.
  • Space Internet working services.
  • FLASH Memory.

What’s Included?

  • Synthesizable Verilog.
  • System model (Matlab).
  • Verilog test bench.
  • Comprehensive documentation.

Specifications

Identity

Part Number
CCSDS AR4JA LDPC Encoder/Decoder
Vendor
T2M GmbH
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

T2M GmbH
HQ: Germany

Learn more about Channel Coding IP core

Frequently asked questions about Channel Coding IP cores

What is CCSDS AR4JA LDPC Encoder/Decoder?

CCSDS AR4JA LDPC Encoder/Decoder is a Channel Coding IP core from T2M GmbH listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP