Vendor: Creonic Category: Channel Coding

CCSDS 231.0 LDPC Encoder and Decoder

The CCSDS 231.0 LDPC IP supports the LDPC coding schemes as defined by the CCSDS standard.

Contact Provider Request Datasheet

Overview

The CCSDS 231.0 LDPC IP supports the LDPC coding schemes as defined by the CCSDS standard. The LDPC codes with rate 1/2, coded block lengths 128 and 512 are specially designed for telecommand applications, but the excellent error correction performance makes it an ideal fit for further applications with highest demands on forward error correction.

Key features

  • Support for code rate 1/2
  • Uncoded block sizes of 64 and 256 bits
  • Compliant with “TC synchronization and channel coding, Recommended Standard, CCSDS 231.0-B-3, Blue Book, September 2017”.

Benefits

  • Gains of up to 3 dB compared to Viterbi decoders
  • Low-power and low-complexity design
  • Layered LDPC decoder architecture, for convergence behavior that is twice as fast as non-layered LDPC decoders
  • Early stopping criterion for iterative LDPC decoder, saving a considerable amount of energy
  • Optional fixed number of iterations for fixed latency of blocks with the same code rate and block length
  • Configurable amount of LDPC decoding iterations for trading-off throughput and error correction performance
  • Collection of statistic information (number of iterations, decoding success, number of modified bits)
  • Available for ASIC and FPGAs (AMD Xilinx, Intel, Microchip).

Applications

  • Telecommand communication
  • Free space optical (FSO) communication
  • Further applications with the highest demands on forward error correction

What’s Included?

  • VHDL source code or synthesized netlist
  • HDL simulation models e.g. for Aldec’s Riviera-PRO
  • VHDL testbench
  • bit-accurate Matlab, C or C++ simulation model
  • comprehensive documentation

Specifications

Identity

Part Number
CCSDS 231.0 LDPC Encoder and Decoder
Vendor
Creonic
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Creonic
HQ: Germany
Contact Creonic

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is CCSDS 231.0 LDPC Encoder and Decoder?

CCSDS 231.0 LDPC Encoder and Decoder is a Channel Coding IP core from Creonic listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP