Creonic's DVB-S2X/S2 IP Cores Now Support the New DVB-NIP Standard
June 24, 2025 -- Creonic’s DVB-S2 and DVB-S2X IP cores now include support for the new DVB-NIP standard on physical layer — an important step toward seamless integration of satellite and IP-based network technologies.
The DVB-NIP standard is designed to facilitate the native transport of IP over satellite networks, extending the capabilities of DVB-S2X by streamlining packet-based data delivery.
With this extension, Creonic’s IP cores can be deployed in systems targeting IP-native broadcast and broadband services over satellite, such as direct-to-home IP multicasting or 5G backhaul.
Creonic’s DVB-S2 and DVB-S2X IP cores provide essential digital baseband functions including modulation, demodulation, FEC encoding/decoding (LDPC/BCH), frame synchronization, and symbol timing recovery. Support for DVB-NIP enhances the interoperability of these cores with modern terrestrial IP infrastructure, enabling more integrated and efficient end-to-end communication systems.
This update supports a smoother transition from legacy transport stream-based systems to IP-centric architectures and allows system developers to meet the demands of modern satellite and hybrid networks with minimal redesign efforts.

Related Semiconductor IP
- DVB-S2X Modulator
- DVB-S2 Demodulator
- DVB-S2X Wideband LDPC/ BCH Encoder
- DVB-S2X Wideband LDPC/ BCH Decoder
- DVB-S2X Multi-Carrier Demodulator
Related News
- Enhancements to Creonic's DVB-S2X IP Cores for Greater Flexibility and Performance
- Creonic to Deliver IP Cores for the New DVB-S2X Standard
- Creonic Shows Live Demo of DVB-S2X IP Cores at IBC
- Creonic to Provide Full DVB-S2X Transmitter and Receiver IP Core Solution
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA