Vendor: Digital Blocks, Inc. Category: GPU

BitBLT Graphics Hardware Accelerator (AXI Bus)

The DB9100AXI BitBLT Graphics Hardware Accelerator Verilog IP Core renders a graphics frame by generating new bitmaps from comman…

Overview

The DB9100AXI BitBLT Graphics Hardware Accelerator Verilog IP Core renders a graphics frame by generating new bitmaps from commands to combining existing bitmaps on and off-screen using one of 256 Raster Operations. A Raster Operation (ROP) is a bitwise Boolean operation (such as AND, OR, XOR, NOT).

The DB9100AXI also contains a Monochrome Bitmap Color Expansion feature, typically used for font expansion of compressed character bitmaps. A 1-bit depth bitmap is expanded to one of two colors, a foreground or background color, with the foreground color representing the text, and the background color the non-text background.

The DB9100AXI also contains a programmable Alpha Blend unit, blending two bitmaps into one.

The DB9100AXI interfaces to a microprocessor and frame buffer memory via the AMBA AXI Interconnect, providing high performance memory throughput. The DB9100AXI contains a DMA Command Linked-List Processing Unit, for independently reading and processing graphics commands from the host processor.

Key features

  • Bit Block Transfer – 3 Independent Memory Sources of data:
    • On-Screen & Off-Screen Data Block (SRC)
    • Off-Screen Fixed Pattern Data Block (PTN)
    • On-Screen visible Data Block (DST)
  • Raster Operations (ROP) performed on Block Transfers:
    • 256 Raster Operations
    • ROP0, ROP1, ROP2, & ROP3 operations
    • Includes industries most popular 16 ROPs
  • BitBLT Draw Features:
    • Pixels, Horizontal & Vertical Lines
    • Overlapping & Non-Overlapping Block Transfers
    • Solid Color Block Fills
    • FONT Monochrome Bitmap to Color Expansion, either Transparent or Opaque
    • Rotation Block Transfers: 0, 90, 180, 270 degrees
    • Block Stretch on X & Y Axis
    • Alpha Blending
    • Sprite Moves
  • Command FIFO or Link-List Display Processing Unit:
    • Simplifies Processor Interface
    • Minimizes Processor Overhead
  • Frame Buffer & Display Features Supported:
    • Display Resolutions 4K x 4K
    • 4 GB Memory Range
    • 8, 16 , 24, & 32 bits-per-pixel color depths
  • Interrupt Controller with 3 sources of internal interrupts with masking control
  • Reference Software Driver Included
    • Reference Driver
    • Graphics API Reference Design
  • On-Chip Interconnect Compliance - AXI:
    • AMBA AXI Protocol Specification (V1.0)
  • FPGA Integration Support:
    • Altera Quartus II & Qsys Integration & ARM / NIOS II EDS Reference Design
    • Xilinx Vivado IP Integrator & Reference Design
  • ASIC / ASSP Design-In Support:
    • Compliance to RTL Design, Coding, & Verification Standards
    • Digital Blocks Support Services
  • Compatible with Digital Blocks DB9000 Family of TFT LCD Controller IP Cores and Reference Designs
  • Fully-synchronous, synthesizable Verilog RTL core.

Block Diagram

DB9100AXI block diagram

Benefits

  • The DB9100 family of BitBLT Graphics Hardware Accelerator IP Cores provides a higher graphics performance than a Host Microprocessor, while offering higher software productivity.

What’s Included?

  • Verilog RTL Source or technology-specific netlist.
  • Comprehensive testbench suite with expected results.
  • Synthesis scripts.
  • Installation & Implementation Guide.
  • Technical Reference Manual.

Specifications

Identity

Part Number
DB9100AXI
Vendor
Digital Blocks, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about GPU IP core

A scalable, shader-programmable vector graphics GPU core for low-power MCUs

To meet the growing graphics demands, the industry is shifting toward scalable, shader programmable architectures. Unlike fixed-function graphics accelerators, shader programmable GPUs offer the flexibility required to target diverse market segments and at the same time ensure software portability and maintainability. Furthermore, adopting platform-independent stacks based on industry standards allows accelerating time-to market by developing applications on standard PC platforms before deployment to target hardware. TES Electronic Solutions in Germany addresses these challenges with the D/AVE NX GPU core. Engineered specifically for resource-constrained environments, it supports OpenGL ES 2.0 shader programmability with selected 3.x and vector graphics extensions.

Tape-out Risk in the Age of Edge AI: The Case for GPU IP

A full SoC tape-out at 5nm approaches $400M in fully loaded, non-recurring engineering and mask costs. At 3nm, estimates push past $600M. Every IP block on that die is a commitment to a set of assumptions about what the silicon will need to do. In AI, those assumptions have a shorter shelf life than they used to.

Frequently asked questions about GPU IP cores

What is BitBLT Graphics Hardware Accelerator (AXI Bus)?

BitBLT Graphics Hardware Accelerator (AXI Bus) is a GPU IP core from Digital Blocks, Inc. listed on Semi IP Hub.

How should engineers evaluate this GPU?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this GPU IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP