Vendor: NTLab Category: Voltage Reference

Bandgap voltage reference (output voltage 0.4 V)

The bandgap voltage reference generates temperature-compensated voltage due to mutual compensation of temperature dependence of b…

Contact Provider Request Datasheet
GlobalFoundries 55nm Silicon Proven View all specifications

Overview

The bandgap voltage reference generates temperature-compensated voltage due to mutual compensation of temperature dependence of bipolar diodes and resistors. It is a simple to configure and operate block, combining good parameters accuracy, small area and low current consumption. The block consists of bandgap, buffer and current sources. The bandgap produces on pin out voltage level around 0.4 V, which adjusted by a trimming codes. The buffer repeats the value of the reference voltage. Signals, en_vbgbuf and en_testmode, control the buffer. Each current source delivers a current of 250 nA.
The block is designed on Global Foundries CMOS 55 nm technology.

Key features

  • Global Foundries CMOS 55 nm
  • Output voltage reference 0.4 V
  • Output currents reference 250 nA
  • Low current consumption
  • Small area
  • Temperature-compensated voltage in a wide temperature range
  • Can be ported to foundries TSMC, UMC, SMIC, iHP, AMS, Vanguard, SilTerra and other also compatible to with different technology nodes (For more information contact NTLab)

Block Diagram

055GF_BVR_01 block diagram

Applications

  • Voltage regulators
  • Comparison and detection systems
  • System-on-chip for different purposes
  • Measurement and calibration systems
  • Technological research of microelectronic components
  • Navigation systems

What’s Included?

  • Schematic or NetList
  • Abstract model (.lef and .lib files)
  • Layout view (optional)
  • Behavioral model (Verilog)
  • Extracted view (optional)
  • GDSII
  • DRC, LVS, antenna report
  • Test bench with saved configurations (optional)
  • Documentation

Silicon Options

Foundry Node Process Maturity
GlobalFoundries 55nm 55 550 nm Silicon Proven

Specifications

Identity

Part Number
055GF_BVR_01
Vendor
NTLab
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

NTLab
HQ: Lithuania
Contact NTLab

Learn more about Voltage Reference IP core

Analog and Power Management Trends in ASIC and SoC Designs

The design of modern Application Specific Integrated Circuits (ASICs) and Systems on a Chip (SoCs) in advanced process nodes can be differentiated by the on-die integration of analog functions, such as power management. Vidatronic offers this white paper to give some historical background on this trend and delve specifically into the integration of power management. Vidatronic IP solutions and the benefits they bring to ASIC and SoC designers are discussed.

How to specify and integrate successfully a measurement analog front-end including its power computation engine in an energy metering IC

Based on the system specification of a typical smart meter, this article demonstrates the importance of carefully selecting the power metering IP solution so that its specification matches the standard requirements and copes with the application challenges. This article then pinpoints thoroughly the various issues that must be taken into account for the selection of the Silicon IP and helps identify the possible trade-offs between the performance of the Mixed-signal Front-end (MFE) and that of the Power and energy Computation Engine (PCE).

Silicon Qualified SuperViC: the only way to safe SoC integration

System integrators often encounter problems on application boards too late in the design cycle, when bringing together Virtual Components (ViCs of silicon IPs) into a system. Some ViC performances may be degraded at higher levels (SoC and PCB), and thus the final system does not perform as well as expected. In other words, assembling high-performance ViCs together does not guarantee high-performance SoCs or systems when fundamental integration aspects are not addressed or key issues are violated during the integration process.

Analog IP Reuse in Nano Technologies

Presented in this paper is a tool that automatically migrates analog designs from one process to another while keeping circuit and layout topologies.

Frequently asked questions about Voltage Reference IP cores

What is Bandgap voltage reference (output voltage 0.4 V)?

Bandgap voltage reference (output voltage 0.4 V) is a Voltage Reference IP core from NTLab listed on Semi IP Hub. It is listed with support for globalfoundries Silicon Proven.

How should engineers evaluate this Voltage Reference?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Voltage Reference IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP