Vendor: Xilinx, Inc. Category: Protocol Bridge

AXI AMM Bridge

The Xilinx® LogiCORE™ AXI AMM Bridge IP core connects Avalon bridge slave IPs with AXI interface masters.

Overview

The Xilinx® LogiCORE™ AXI AMM Bridge IP core connects Avalon bridge slave IPs with AXI interface masters. It translates AXI4-Lite and AXI4 interface transactions into Avalon bridge transactions. This IP allows parameter configuration to match Avalon bridge slave interface properties and enables seamless interface with the AXI interface system.

Key features

  • Supports configurable AXI4-Lite and AXI4 interface
  • Supports 32-bit data width for AXI4-Lite interface
  • Supports up to 1,024-bit data width for memory mapped AXI interfaces
  • Support for Fixed and Variable Wait
  • Support for Fixed Variable Latency
  • AXI response generation if no response signal from Avalon slave
  • Data phase timeout logic
  • Byte and Word addressing

Specifications

Identity

Part Number
AXI AMM Bridge
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: USA

Learn more about Protocol Bridge IP core

Resilience in Space: Designing Radiation-Tolerant Systems

Space is easily the most challenging environment for IC designers. Without Earth’s atmosphere to protect them, electronic systems are vulnerable to high-energy (ionizing) radiation including alpha and beta particles, gamma and x-rays as well as galactic cosmic radiation.

Frequently asked questions about Protocol Bridge IP cores

What is AXI AMM Bridge?

AXI AMM Bridge is a Protocol Bridge IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this Protocol Bridge?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP