Vendor: SmartDV Technologies Category: Protocol Bridge

Avalon Verification IP

Avalon Verification IP provides an smart way to verify the Avalon Interface component of a SOC or a ASIC.

Contact Provider Request Datasheet
Verification IP View all specifications

Overview

Avalon Verification IP provides an smart way to verify the Avalon Interface component of a SOC or a ASIC. The SmartDV's Avalon Verification IP is fully compliant with Intel's Avalon Interface Specification. VIP includes an extensive test suite covering all the possible scenarios.

Avalon Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

Avalon Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Compliant with Intel's Avalon Interface specification.
  • Supported interfaces and compnonents:
    • Avalon Memory-Mapped (Avalon-MM) Master and Slave interfaces
    • Avalon Streaming (Avalon-ST) Source and Sink interfaces
    • Avalon Conduit interfaces
    • Avalon Tristate Conduit (Avalon-TC) interfaces
    • Avalon Interrupt Source and Sink interfaces
    • Avalon Clock Source and Sink interfaces
    • Avalon Reset Source and Sink interfaces
  • Supported monitors:
    • Avalon-MM Monitor
    • Avalon-ST Monitor
  • Avalon-MM Interface support
    • Supports all address and data widths.
    • Supports all Typical, Pipelined and Burst transfer types.
    • Components support fine grain control of response per address or per transaction.
  • Avalon-ST Interface support
    • Supports all transfer types.
  • Avalon Conduit Interface support
    • Supports to connect individual or group of non avalon signals.
  • Avalon-TC Interface support
    • Supports to reduce the number of signals and pin count.
  • Avalon Interrupt Interface support
    • Supports point to point connection between two systems, one generating an interrupt and another receiving it.
  • Supports constrained randomization of protocol attributes.
  • Programmable wait states or delay insertion.
  • Ability to inject errors during transaction.
  • Programmable Timeout insertion.
  • Supports FIFO memory.
  • Rich set of configuration parameters to control Avalon Interface functionality.
  • On-the-fly protocol and data checking.
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in coverage analysis.
  • Callbacks in components and monitors for various events.
  • Status counters for various events on interface.
  • Avalon Verification IP comes with complete testsuite to test every feature of Intel's Avalon Interface specification.

Block Diagram

Avalon VIP block diagram

Benefits

  • Faster testbench development and more complete verification of Avalon Interface designs.
  • Easy to use command interface simplifies testbench control and configuration of master and slave.
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the Avalon testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Specifications

Identity

Part Number
Avalon VIP
Vendor
SmartDV Technologies
Type
Verification IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact SmartDV Technologies

Learn more about Protocol Bridge IP core

A comparison of Network-on-Chip and Busses

This whitepaper summarizes the limitations of traditional bus-based approaches, introduces the advantages of the generic concept of NoC, and provides specific data about Arteris’ NoC, the first commercial implementation of such architectures

IP Core for an H.264 Decoder SoC

This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.

Frequently asked questions about Protocol Bridge IP cores

What is Avalon Verification IP?

Avalon Verification IP is a Protocol Bridge IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this Protocol Bridge?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP