Adapting Foundation IP to Exceed 2 nm Power Efficiency in Next-Gen Hyperscale Compute Engines
Discover how Synopsys Foundation IP helps achieve breakthrough power efficiency in next-gen 2 nm hyperscale compute engines.
Vendor:
Synopsys, Inc.
Category:
CPU
ARC EV Processors are fully programmable and configurable IP cores that are optimized for embedded vision applications
Machine vision and deep learning are being embedded in integrated SoCs and expanding into high-volume applications such as automo…
Overview
Machine vision and deep learning are being embedded in highly integrated SoCs and expanding into high-volume applications such as automotive ADAS, surveillance, and augmented reality. A major challenge in enabling mass adoption of embedded vision applications is in providing the processing capability at a power and cost point low enough for embedded applications, while maintaining sufficient flexibility to cater to rapidly evolving markets.
The Synopsys ARC EV Processors are fully programmable and configurable IP cores that are optimized for embedded vision applications, combining the flexibility of software solutions with the low cost and low power consumption of hardware. For fast, accurate execution of convolutional neural networks (CNNs) or recurrent neural networks (RNNs), the EV Processors integrate an optional high-performance deep neural network (DNN) accelerator.
The EV Processors are designed to integrate seamlessly into an SoC and can be used with any host processors and operate in parallel with the host. To speed application software development, the EV processors are supported by a comprehensive software programming environment based on existing and emerging embedded vision and neural network standards including OpenCV, OpenVX™, OpenCL™ C, and Caffe with Synopsys' ARC MetaWare EV Development Toolkit.
The Synopsys ARC EV Processors are fully programmable and configurable IP cores that are optimized for embedded vision applications, combining the flexibility of software solutions with the low cost and low power consumption of hardware. For fast, accurate execution of convolutional neural networks (CNNs) or recurrent neural networks (RNNs), the EV Processors integrate an optional high-performance deep neural network (DNN) accelerator.
The EV Processors are designed to integrate seamlessly into an SoC and can be used with any host processors and operate in parallel with the host. To speed application software development, the EV processors are supported by a comprehensive software programming environment based on existing and emerging embedded vision and neural network standards including OpenCV, OpenVX™, OpenCL™ C, and Caffe with Synopsys' ARC MetaWare EV Development Toolkit.
Key features
- ARC processor cores are optimized to deliver the best performance/power/area (PPA) efficiency in the industry for embedded SoCs. Designed from the start for power-sensitive embedded applications, ARC processors implement a Harvard architecture for higher performance through simultaneous instruction and data memory access, and a high-speed scalar pipeline for maximum power efficiency. The 32-bit RISC engine offers a mixed 16-bit/32-bit instruction set for greater code density in embedded systems.
- ARC's high degree of configurability and instruction set architecture (ISA) extensibility contribute to its best-in-class PPA efficiency. Designers have the ability to add or omit hardware features to optimize the core's PPA for their target application - no wasted gates. ARC users also have the ability to add their own custom instructions and hardware accelerators to the core, as well as tightly couple memory and peripherals, enabling dramatic improvements in performance and power-efficiency at both the processor and system levels.
- Complete and proven commercial and open source tool chains, optimized for ARC processors, give SoC designers the development environment they need to efficiently develop ARC-based systems that meet all of their PPA targets.
Benefits
- ARC processors are highly configurable, allowing designers to optimize the performance, power and area of each processor instance on their SoC by implementing only the hardware needed.
- The ARChitect wizard enables drag-and-drop configuration of the core, including options for Instruction, program counter and loop counter widths
- Register file sizeTimers, reset and interrupts Byte ordering Memory type, size, partitioning, base address Power management, clock gating Ports and bus protocol Multipliers, dividers and other hardware features Licensable components such as a Memory Protection Unit (MPU), Floating Point Unit (FPU) and Real-Time Trace (RTT).
- Adding/removing instructions
Specifications
Identity
Part Number
dwc_arc_ev_processors
Vendor
Synopsys, Inc.
Type
Silicon IP
Videos
Accelerate Automotive Design with DesignWare ARC EV6x Embedded Vision Processor IP
Check out the ARC EV6x running algorithms for automotive applications for object detection and classification as well as motion tracking. Customers like Arbe Robotics and Inuitive selected EV6x for their high-performance SoCs. The ASIL B or D Ready DesignWare EV6x Embedded Vision Processors with Safety Enhancement Package enable automotive SoC designers to accelerate Advanced Driver Assistance Systems (ADAS) and autonomous vehicle application development, as well as ISO 26262 certification for systems using artificial intelligence (AI) and deep learning.
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about CPU IP core
PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing
With the Synopsys PCIe 6.x IP solution recently being named the first official “Gold System” for PCIe 6.x compliance testing, the standard is poised to make the leap from promising innovation to practical foundation for future systems and workloads.
The Integrated Design Challenge: Developing Chip, Software, and System in Unison
“We are in an era of pervasive intelligence,” said Shankar Krishnamoorthy, chief product development officer at Synopsys. Moderating a panel discussion at the inaugural Synopsys Executive Forum, he described the transformative impact of artificial intelligence (AI) and the challenges ahead.
Why Hardware Security Is Just as Critical as Software Security in Modern Systems
Software tends to dominate security discussions, but it is only half of the equation. The other half is hardware security, which is often overlooked but equally important.
PCIe 6.x and 112 Gbps Ethernet: Synopsys and TeraSignal Achieve Optical Interconnect Breakthroughs
Synopsys and TeraSignal have reached two milestones in optical networking, demonstrating seamless interoperability for PCIe 6.x and 112 Gbps Ethernet over linear optics. These industry-first achievements highlight the potential of linear optics to transform data transmission in hyperscale data centers and high-performance computing (HPC) environments.
Synopsys Expands Collaboration with Arm to Accelerate the Automotive Industry’s Transformation to Software-Defined Vehicles
Rising software complexity, tighter development timelines, and cost pressures require automotive companies to re-engineer how they design, deploy, and maintain their system architectures. Addressing these challenges requires an agile, collaborative approach to engineering — from silicon to systems — along with trusted partners capable of delivering powerful, integrated solutions.
Frequently asked questions about CPU IP cores
What is ARC EV Processors are fully programmable and configurable IP cores that are optimized for embedded vision applications?
ARC EV Processors are fully programmable and configurable IP cores that are optimized for embedded vision applications is a CPU IP core from Synopsys, Inc. listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.