IP
- GlobalFoundries
- 22nm
- FDX
- Silicon Proven
PLL IP cores (Phase-Locked Loop IP) are essential components in modern SoC, ASIC, and mixed-signal designs, enabling precise clock generation, frequency synthesis, and jitter reduction.
Phase-locked loop IP is widely used in applications such as high-speed interfaces (SerDes, PCIe, Ethernet), wireless communication, processors, and clock distribution networks.
This page allows you to compare PLL IP cores from leading vendors by frequency range, jitter performance, power consumption, process node compatibility, and supported use cases.
Whether you need a low-power PLL for IoT or a high-performance low-jitter PLL for high-speed data links, you can quickly identify the most suitable solution for your design.
IP
Samsung 28nm FDSOI 1.8v/1.0v APLL
IP
GLOBALFOUNDRIES 28nm SLP 1.8v/1.0v PLL
IP
GLOBALFOUNDRIES 28nm SLP 1.8v/1.0v PLL
IP
VCO2, High-Q, Fcenter=7.2GHz - STMicroelectronics 65nm
VCO2, High-Q, Fcenter=7.2GHz - STMicroelectronics 65nm
VCO1, Wide-Tuning, Fcenter=6GHz - STMicroelectronics 65nm
VCO1, Wide-Tuning, Fcenter=6GHz - STMicroelectronics 65nm
Synchronizer, up to 6GHz - STMicroelectronics 65nm
Synchronizer, up to 6GHz - STMicroelectronics 65nm
High-Performance RFPLL with Wide-Tuning VCO (Fmid=6GHz) + GSM VCO (Fmid=7.2GHz) - STMicroelectronics 65nm
High-Performance RFPLL with Wide-Tuning VCO (Fmid=6GHz) - STMicroelectronics 65nm
High-Performance RFPLL with Wide-Tuning VCO (Fmid=6GHz) - STMicroelectronics 65nm
Phase Detector, Up to 52MHz - STMicroelectronics 65nm
Phase Detector, Up to 52MHz - STMicroelectronics 65nm
CoreVCO: High-Performance Radiation Hard SiGe VCOs, 0.8 .. 7.5 GHz - IHP 250nm SiGe
CoreVCO: High-Performance Radiation Hard SiGe VCOs, 0.8 ..
CorePLL: High-Performance Synthesizers, 10GHz - STMicroelectronics 65nm
CorePLL: High-Performance Synthesizers, 10GHz - STMicroelectronics 65nm
Input 20M-66M Hz, output 500M-1000M Hz, frequency synthesizable PLL; UMC 55nm EFLASH RVT LowK Logic Process
Input 2MHz~16MHz, output 16~1000MHz, 1.08~1.32V small-size PLL; UMC 55nm Eflash Process.
Input 2MHz~16MHz, output 16~1000MHz, 1.08~1.32V small-size PLL; UMC 55nm Eflash Process.
Input 25M-66M Hz, output 400M-800M Hz, frequency synthesizable PLL using MIFS C40LP Logic Process
Input 25M-66M Hz, output 400M-800M Hz, frequency synthesizable PLL using MIFS C40LP Logic Process
Input 20M-66M Hz, output 400M-800M Hz, frequency synthesizable PLL; UMC 55nm EFLASH/EE2PROM ULP RVT LowK Logic Process
SMIC 28nm High-K 1.8V/0.9V PLL
This IP is a programmable Analog PLL suitable for high speed clock generation.
Samsung 28nm FDSOI 1.8v/1.0v APLL
This IP is a programmable Analog PLL suitable for high speed clock generation.
This IP for DDR4, Input 200MHz - 800MHz, output clock_1X 200MHz - 800MHz, output clock_2X 400MHz - 1600MHz, output,frequency synt…
Input 10M-200M Hz, output 20M-400M Hz, frequency synthesizable PLL; UMC 55nm LP/RVT Low-K Logic Process