Amplifiers and comparators IP cores provide critical analog signal conditioning and threshold detection functions in mixed-signal semiconductor designs. These IP blocks are widely used in sensor interfaces, data acquisition chains, power management circuits, monitoring systems, and analog front ends.
Explore amplifier and comparator IP cores from multiple vendors to compare architectures, speed, offset, gain, noise performance, power consumption, and integration options. Semi IP Hub helps SoC and ASIC teams identify the right analog signal processing IP for demanding applications.
2GHz-6GHz High Efficiency Broadband Low Noise Amplifier
The RS03 is 2 to 6 GHz; high efficiency Broadband Single Stage Low noise amplifier, designed on 0.35-ìm SiGe BiCMOS technology.
1.5GHz-1.7GHz Low Noise Amplifier
RJL02 is a narrow band low noise amplifier.
1.7GHz-2.7GHz Two Stage Low Noise Amplifier
A high efficiency CMOS 2 stage Low Noise Amplifier designed on 0.18µm SiGe BiCMOS process.
100MHz Comparator, Rail-to-Rail input Supported - TSMC 22nm
100MHz Comparator, Rail-to-Rail input Supported - TSMC 22nm
Differential difference amplifier, 10MHz - IHP 250nm SiGe
Differential difference amplifier, 10MHz - IHP 250nm SiGe
Comparator, Fmax 38.4MHz - XFAB 180nm
Comparator, Fmax 38.4MHz - XFAB 180nm
Comparator, Fmax 20MHz - XFAB 180nm
Comparator, Fmax 20MHz - XFAB 180nm
RF Buffer, CMOS, Push-Pull, Fmax 8GHz, for Internal drive - STMicroelectronics 65nm
RF Buffer, CMOS, Push-Pull, Fmax 8GHz, for Internal drive - STMicroelectronics 65nm
RF Buffer, CMOS, Push-Pull, Fmax 8GHz, for External Drive - STMicroelectronics 65nm
RF Buffer, CMOS, Push-Pull, Fmax 8GHz, for External Drive - STMicroelectronics 65nm
IP
Power input 3.3V, Comparator , UMC 55nm uLP/HVT Low-K Logic Process Ultra High Density (6T) C60 Core Cell Library
Power input 3.3V, Comparator ; UMC 55nm SST uLP/HVT Low-K Logic Process
Power input 3.3V, Comparator ; UMC 55nm SST uLP/HVT Low-K Logic Process
5V 1W Mono Speaker Amplifier, UMC 55nm SP/RVT LowK Logic Process.
5V 1W Mono Speaker Amplifier, UMC 55nm SP/RVT LowK Logic Process.
1~50V/V low offset PGA for SAR-ADC ; UMC 0.18um Mixed-Mode PROCESS
1~50V/V low offset PGA for SAR-ADC ; UMC 0.18um Mixed-Mode PROCESS
An 8-bit 10MSPS Programmable Gain Amplifier ;UMC 55nm SP-HVT LowK Logic Process
An 8-bit 10MSPS Programmable Gain Amplifier ;UMC 55nm SP-HVT LowK Logic Process
Analog Comparator; 0.25um Logic process
Analog Comparator; 0.25um Logic process
CSMC 0.13um Generic Process Programmable Gain Amplifier
The CS13V33_PGA_02 integrates two 2-channel programmable gain amplifiers It is always combined with audio ADC or audio DAC to pre…
IP
IP
IP