Vendor: Xilinx, Inc. Category: Protocol Bridge

AMM Master Bridge

Converts Avalon Master Endpoints to AXI for seamless interconnection and integration

Overview

Converts Avalon Master Endpoints to AXI for seamless interconnection and integration

Key features

  • AXI4 and AXI4-Lite Compliant
  • Supports up to 1024-bit data width AXI4-Memory Map interface
  • Supports 32-bit data width for AXI4-Lite interface
  • Support for Fixed and Variable Wait
  • Support for Fixed and Variable Latency

Specifications

Identity

Part Number
AMM Master Bridge
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: USA

Learn more about Protocol Bridge IP core

A comparison of Network-on-Chip and Busses

This whitepaper summarizes the limitations of traditional bus-based approaches, introduces the advantages of the generic concept of NoC, and provides specific data about Arteris’ NoC, the first commercial implementation of such architectures

IP Core for an H.264 Decoder SoC

This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.

Frequently asked questions about Protocol Bridge IP cores

What is AMM Master Bridge?

AMM Master Bridge is a Protocol Bridge IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this Protocol Bridge?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP