Vendor: SmartDV Technologies Category: Protocol Bridge

AMBA AXI5-Lite Verification IP

AMBA AXI5-Lite Verification IP provides an smart way to verify the ARM AMBA AXI5-Lite component of a SOC or a ASIC.

Contact Provider Request Datasheet
Verification IP View all specifications

Overview

AMBA AXI5-Lite Verification IP provides an smart way to verify the ARM AMBA AXI5-Lite component of a SOC or a ASIC. The SmartDV's AMBA AXI5-Lite Verification IP is fully compliant with standard AMBA AXI5-Lite Specification.

AMBA AXI5-Lite Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

AMBA AXI5-Lite Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Compliant with the latest ARM AXI5-Lite Protocol Specification.
  • Supports AXI5-Lite Master, Slave, Monitor and Checker.
  • Supports all AXI5-Lite data and address widths.
  • Supports all protocol transfer types, burst types, burst lengths, burst sizes and response types.
  • Supports constrained randomization of protocol attributes.
  • Separate address/control, data and response phases. Separate read and write channels.
  • Support for burst-based transactions with only start address issued.
  • Slave supports fine grain control of response per address or per transaction.
  • Programmable wait states or delay insertion on different channels.
  • Ability to inject errors during data transfer.
  • Write strobe support to enable sparse data transfer on the write data bus.
  • Narrow transfer support.
  • Unaligned address access support.
  • Protected accesses with normal/privileged,secure/non-secure and data/instruction
  • Ability to configure the width of all signals.
  • Support for bus inactivity detection and timeout.
  • Configurable WID signal enable support.
  • Quality of Service signaling.
  • Multiple region interfaces.
  • User signaling support.
  • Supports unmapped region address accesses
  • AWCACHE and ARCACHE Attributes.
  • Low-power Interface support
  • Write strobe support.
  • AXI5-Lite specific features
    • All transactions burst length 1.
    • Reordering of responses for requests with different IDs.
    • All accesses Device Non-bufferable.
    • Atomic access support with normal access.
  • Programmable Timeout insertion.
  • Supports FIFO memory.
  • Rich set of configuration parameters to control AXI5-Lite functionality.
  • On-the-fly protocol and data checking.
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in coverage analysis.
  • Callbacks in Master, Slave and Monitor for various events.
  • Status counters for various events on bus.
  • AXI5-Lite Verification IP comes with complete testsuite to test every feature of ARM AMBA AXI5-Lite specification.

Block Diagram

AMBA AXI5-Lite VIP block diagram

Benefits

  • Faster testbench development and more complete verification of AMBA AXI5-Lite designs.
  • Easy to use command interface simplifies testbench control and configuration of Master and Slave.
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the AMBA AXI5-Lite testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Specifications

Identity

Part Number
AMBA AXI5-Lite VIP
Vendor
SmartDV Technologies
Type
Verification IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact SmartDV Technologies

Learn more about Protocol Bridge IP core

A comparison of Network-on-Chip and Busses

This whitepaper summarizes the limitations of traditional bus-based approaches, introduces the advantages of the generic concept of NoC, and provides specific data about Arteris’ NoC, the first commercial implementation of such architectures

IP Core for an H.264 Decoder SoC

This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.

Frequently asked questions about Protocol Bridge IP cores

What is AMBA AXI5-Lite Verification IP?

AMBA AXI5-Lite Verification IP is a Protocol Bridge IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this Protocol Bridge?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP