Vendor: HCL Technologies Category: NAND Flash

AHB Compliant Nand Flash Controller

NAND Flash Controller has a built-in AHB Slave Interface, handles all sorts of Nand Flash commands, address & data sequences.

Overview

NAND Flash Controller has a built-in AHB Slave Interface, handles all sorts of Nand Flash commands, address & data sequences. It allows the users to access the NAND flash memory simply by reading or writing into the Operational registers & the data buffer.

It consists of four major blocks:

- AHB Slave I/F: It consists of the AHB FSM & Operational registers.

- Synchronization Module (Sync): This block has handshake logic to communicate with the AHB interface and with the flash interface. To increase the throughput a single page size buffer is used for the data transactions.

- Error Correcting Code (ECC): This block generates & compares ECC (user programmable) for every page program & page read to/ from the Nand Flash respectively. It uses Hamming Code algorithm for single bit error correction and two or more bit error detection (SECDED). It calculates 28 bit ECC for every 512 word data.

- NAND Flash Interface: This block handles all sorts of Nand Flash commands, address, data sequences, and manages all the hardware protocols & flash timing requirements.

Key features

  • Flash Side Features
    • Supports up to 2Gb Nand Flash devices.
    • Supports 3/4/5 address cycles.
    • Supports 8/16 bits of Flash I/O bus sizes (user programmable data transfer mode).
    • Programmable R/W pulse timings (RE#/ WE# pulse width)
    • Configurable Flash timing (Twhr, Trr delays).
    • Double protection for page program & block erase.
    • Support multiple page program & Read operation.
    • Same data can be programmed to successive pages without host having to supply data for each page.
    • ECC protection by programming Configuration register (user programmable).
    • 28 bit ECC for 512 word data.
    • Hamming Code algorithm for Single bit error correction and two or more bit error detection (SECDED)
    • Command, flash address and buffer address Error logging in Status register.
    • Multi-page program/ read operation termination on detection of ECC error at intermediate page with generation of Interrupt & setting of Error in Status register
    • Block address logging in Status register on detection of ECC or program/ erase Error.
  • Host Side Features
    • AHB slave interface compliant to AMBA Specification (2.0)
    • 32 bit input & output buses.
    • Supports Byte, Half word and Word transactions.
    • Supports all Incremental AHB Burst transactions (i.e. INC, INC4, INC8 and INC16)
    • Supports OK, ERROR and RETRY responses.
    • Random access to any location of internal page buffer by the host.
    • Supports two modes of operation-boot & normal mode.
    • Supports system booting from Nand Flash in boot mode.

What’s Included?

  • Verilog RTL/Synchronous Design
  • Test Plan, Test Bench ,Test Cases & Test Results
  • Technical Reference Manual, Architecture/ LLD Doc
  • ISE Synthesis Scripts

Specifications

Identity

Part Number
SIP_NFC
Vendor
HCL Technologies
Type
Silicon IP
Controller / PHY
Controller

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about NAND Flash IP core

Casting a wide safety net through post processing Checking

In this paper, we explain how we adopted the post processing method to make sure we check for signatures that are expected are present in the log files. This acted as a safety net when engineers made inadvertent mistakes and introduced issues in the code base.

Low Power Design in SoC Using Arm IP

This paper discusses about the low power IP components from ARM can help one to realize the low power features in the SoC. It should be noted that this paper does not discuss about the low power concepts or design techniques. Rather, it focuses on the implementation approaches using ARM low power IP.

Frequently asked questions about NAND Flash Interface IP

What is AHB Compliant Nand Flash Controller?

AHB Compliant Nand Flash Controller is a NAND Flash IP core from HCL Technologies listed on Semi IP Hub.

How should engineers evaluate this NAND Flash?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this NAND Flash IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP