The AHB Arbiter arbitrates for the AHB bus among as many as four AHB master components.
The AHB Arbiter arbitrates for the AHB bus among as many as four AHB master components. The AHB Arbiter implements a round-robin arbitration algorithm to AHB Master components that are requesting use of the bus. Only one master component may control a given phase of the AHB transaction at a given time.
AHB is a pipelined bus in which there are three distinct phases: Arbitration Phase, Address (or Control) Phase, and Data Phase. A consequence of pipelining is that these phases overlap in time. For example, it is possible that Master component A wins the Arbitration Phase that is coincident with the Address Phase owned by Master component B and the Data Phase owned by Master component C. It is in these terms that an AHB system must be discussed.
The AHB Arbiter has four distinct Mirrored-Master component Ports, each of which can be connected to an AHB Master components (e.g. a processor or a DMA Controller), and one Port that connects to an AHB subsystem, typically through an AHB Channel module.
Note: some files may require an NDA depending on provider policy.
AHB Arbiter is a Bus Fabric IP core from Silvaco, Inc. listed on Semi IP Hub.
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Bus Fabric IP.
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.