Vendor: Algotronix Ltd. Category: Symmetric Crypto

AES Core G3

The NIST Validated (cert # 953) G3 AES core family is the third generation of Algotronix' AES technology.

Overview

The NIST Validated (cert # 953) G3 AES core family is the third generation of Algotronix' AES technology. The G3 core is designed without compromise to be the most efficient and flexible implementation of AES available. A significant enhancement in the G3 product line is that the widths of internal and external data paths can be selected by the user using compilation parameters to allow an optimal tradeoff between area and performance. The G3 core thus supports a full range of AES implementations from ultra small cores targetting a CPLD to multi-gigabit parallelised cores running on advanced FPGAs. The G3 core also features an optimised implementation of the AES algorithm which allows it to encrypt or decrypt a block of data in fewer clock cycles than competitive products. G3 is supplied with a comprehensive testbench implementing the AESAVS test suite. The testbench can run qualification vectors from a NIST approved laboratory to provide an easy path to validation for user products using AES G3.

The G3 core is available as VHDL or Verilog source code.

Algotronix can also provide a design service to extend or tailor the core to meet the specific requirements of your application.

Key features

  • Configurable data path width.
  • Keyschedule calculation can be overlapped with data processing.
  • Calculates AES in fewer clock cycles than competitive products.

Benefits

  • Extremely flexible. With a multi-project licence there will be many opportunities to make use of the core.

Applications

  • Low to Medium speed applications from 10Mbit/sec (configured with 8 or 16 bit datapath) to 3 Gbit/sec (configured with 128 bit datapath). For applications above 3Gbit/sec one of our pipelined products is required.

What’s Included?

  • VHDL Source code and testbench

Specifications

Identity

Part Number
AES-G3
Vendor
Algotronix Ltd.
Type
Silicon IP

Security

Crypto Algorithm
AES

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: United Kingdom

Learn more about Symmetric Crypto IP core

Algotronix provides AES encryption over USB with new reference designs

Algotronix has announced the availability of a reference design that provides Advanced Encryption Standard (AES) over USB. The company provides an interface to Altera's NIOS II soft processor that works with their G3 core to provide AES encryption and decryption of files passed over a USB 2 interface.

How to defend against the cloning of your FPGA designs

This article describes a new way of tagging designs to help to counter the rapidly growing trade in stolen IP and cloned designs. The topic is a difficult one for the industry to discuss; recently, however, more and more voices have been raised on the issue.

Frequently asked questions about Symmetric Cryptography IP cores

What is AES Core G3?

AES Core G3 is a Symmetric Crypto IP core from Algotronix Ltd. listed on Semi IP Hub.

How should engineers evaluate this Symmetric Crypto?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Symmetric Crypto IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP