Vendor: Weasic Microelectronics Category: PLL

8.3 GHz to 10.9 GHz Low phase Noise Fractional-N Synthesizer

The WEA811S45G is a wide band fractional –N frequency synthesizer with the integrated VCOs implemented in the GlobalFoundries 45R…

Contact Provider Request Datasheet

Overview

The WEA811S45G is a wide band fractional –N frequency synthesizer with the integrated VCOs implemented in the GlobalFoundries 45RFSOI process. It uses a reference input ranging from 25 MHz to 300 MHz, with the use of a XTAL buffer / XTAL Oscillator. The WEA811S45Gcan generate an RF signal ranging from 8.3 GHz up to 10.9 GHz frequency range with a bank of 3 integrated VCOs. The synthesizer has the ability to automatically lock into the selected frequency utilizing an algorithm that selects linearly between the various VCOs and binary weights between the 128 bands. The WEA811S45G is powered by 1.8 V supply.

Key features

  • Low phase Noise PLL
  • 1.8 V Supply Voltages
  • RF frequency range: 8.3 GHz to 10.9 GHz
  • Reference input 25 – 300 MHz
  • RF Fractional-N synthesizer
  • GDS ready
  • Area: 1000 um x 1800 um

Block Diagram

WEA811S45G block diagram

Applications

  • Communications

Specifications

Identity

Part Number
WEA811S45G
Vendor
Weasic Microelectronics
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Weasic Microelectronics

Learn more about PLL IP core

Creating a Frequency Plan for a System using a PLL

How do you ensure that every part of a system receives the clock it needs—without wasting power or sacrificing performance? The answer lies in creating a well-structured frequency plan built around a PLL.

Specifying a PLL Part 3: Jitter Budgeting for Synthesis

This white paper is aimed at system architects and physical implementation leaders working on the design of SoCs. It can be confusing to understand the impact of different jitter sources and how to calculate a jitter budget when specifying a digital system. This white paper explains how jitter changes the period of a clock and how to ensure that jitter has correctly been accounted for in the calculations for timing closure.

Specifying a PLL Part 2: Jitter Basics

This article explains a some of the key terminology and parameters commonly used to describe jitter. It will also help clarify the most important parameters for a some PLL applications, allowing the designer to better understand what is required from a PLL.

Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR

In high end RF systems, such as 5G radios, the requirements are so stringent that the source of this strongest unwanted tone can be the PLL. This article outlines how spurs in the input clock to the ADC or DAC may limit the SFDR. This in turn will set the requirements for the spurs for the input clock (from a PLL), in order to achieve a specific SFDR.

Achieving Groundbreaking Performance with a Digital PLL

This article compares analog, first-generation digital, and second-generation digital PLLs. It evaluates which type of PLL may be best in which situation. It further discloses a roadmap into other application areas, including general purpose / logic clocking, and regular low-jitter PLLs.

Frequently asked questions about PLL IP cores

What is 8.3 GHz to 10.9 GHz Low phase Noise Fractional-N Synthesizer?

8.3 GHz to 10.9 GHz Low phase Noise Fractional-N Synthesizer is a PLL IP core from Weasic Microelectronics listed on Semi IP Hub.

How should engineers evaluate this PLL?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this PLL IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP