Vendor: Altera Category: Channel Coding

5G LDPC Intel® FPGA IP

Low-density parity-check (LDPC) codes are linear error correcting codes that help you to transmit and receive messages over noisy…

Contact Provider Request Datasheet

Overview

Low-density parity-check (LDPC) codes are linear error correcting codes that help you to transmit and receive messages over noisy channels. The 5G LDPC and LDPC-V Intel® FPGA IP implement LDPC codes compliant with the 3rd Generation Partnership Project (3GPP) 5G specification for integration in your wireless design. LDPC codes offer better spectral efficiency than Turbo codes and support the high throughput for 5G new radio (NR).

The 5G LDPC-V IP is a complete channel coding IP, optimized for virtual radio access networks (vRAN) and includes the 5G LDCP IP core.

Key features

  • IP Functionality
    • Encode and decode supported
    • CRC checker module (CRC24B without concatenation)
    • Rate matcher
    • Per-block modifiable code block length and code rate
    • 5G LDPC-V Lite option for reduced resource usage
    • Improved block-error rate (BLER) performance for high reliability signal-to-noise ratios (SNRs) for ultra-reliable low-latency communications (URLLC)
    • Derate matcher
    • By passable hybrid automatic repeat request (HARQ) block
    • Code block segmentation CRC module (CRC24B without concatenation)
    • Per-block modifiable code block length, code rate, and maximum number of iterations
    • Configurable input precision
    • Layered decoder scheduling architecture to double the speed of convergence compared to non-layered architecture
    • Early termination based on the syndrome check using four layers or full syndrome after each iteration
  • Performance Specifications
    • Complies with the 3GPP 5G LDPC specification
    • No external memory requirement
  • User and System Interfaces
    • Avalon®-Streaming (Avalon-ST) input and output interfaces
  • Debug and Test Capabilities
    • Provides C and MATLAB bit-accurate models for performance simulation and RTL test vector generation
    • Testbench and example design available

Block Diagram

5G LDPC Intel® FPGA IP block diagram

Specifications

Identity

Part Number
5G LDPC Intel® FPGA IP
Vendor
Altera
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Altera
HQ: USA
Contact Altera

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is 5G LDPC Intel® FPGA IP?

5G LDPC Intel® FPGA IP is a Channel Coding IP core from Altera listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP