FPGA-based video surveillance comes of age
Programmable FPGA devices are the perfect choice for interfacing with multiple high-resolution image sensors simultaneously...
Vendor:
Lattice Semiconductor Corp.
Category:
Video Processing
2D Scaler
The 2D Scaler IP core converts input video frames of one size to output video frames of a different size.
Overview
The 2D Scaler IP core converts input video frames of one size to output video frames of a different size. Its flexible architecture supports a wide variety of scaling algorithms. The highly-configurable design takes advantage of the embedded DSP blocks available in Lattice FPGAs. A simple I/O handshake makes the core suitable for either streaming video or bursty input video data. In-system input and output frame size update is possible on a frame basis.
Key features
- Support for multi-color plane (RGB and YCbCr4:4:4), serial filtering
- Dynamic input and output frame size updating
- Supports multi-scaling algorithms
- Configurable number of filter taps for Lanczos coefficient set
- Configurable number of phases for Bicubic, Mitchell and Lanczos coefficient sets
- Configurable pixel data width
- Configurable coefficient width
- Configurable parameter bus width
- Selectable memory type for line buffer and coefficient memories
- Option for sharing vertical and horizontal filter coefficient memories
Block Diagram
SCALER block diagram
Specifications
Identity
Part Number
SCALER
Vendor
Lattice Semiconductor Corp.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Video Processing IP core
DDR3 memory interface controller IP speeds data processing applications
In order to fully capitalize on the benefits of DDR3 memories, it is important to have an efficient and easy to use DDR3 memory interface controller. A video processing application provides a good example of the key requirements of a DDR3 memory system and the features needed from a DDR3 Interface in similar stream-oriented data processing systems.
How to reduce power consumption in CPLD designs with power supply cycling
Power supply cycling offers designers a viable means to achieve the desired features as well as low power consumption in their CPLD designs.
A configurable FPGA-based multi-channel high-definition Video Processing Platform
This paper describes an FPGA-based high-definition video processing platform. The platform supports a wide range of applications including flat-panel TV, projection TV and video monitor.
Configurable Processors for Video Processing SOCs
Configurable Processors for Video Processing SOCs
Picking the right MPSoC-based video architecture: Part 1
A look at the design of multiprocessor systems-on-chips (MPSoCs) for video applications and how to optimize them for computational power and real-time performance as well as flexibility. Part 1: Architectural approaches to video processing
Frequently asked questions about Video Processing IP
What is 2D Scaler?
2D Scaler is a Video Processing IP core from Lattice Semiconductor Corp. listed on Semi IP Hub.
How should engineers evaluate this Video Processing?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Video Processing IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.