FPGA-based video surveillance comes of age
Programmable FPGA devices are the perfect choice for interfacing with multiple high-resolution image sensors simultaneously...
Vendor:
Lattice Semiconductor Corp.
Category:
Video Processing
2D Edge Detector
Video edge detection is the process of calculating gradients (rates of change) in pixel values in an incoming frame.
Overview
Video edge detection is the process of calculating gradients (rates of change) in pixel values in an incoming frame.
The 2D Edge Detector IP core detects edges in incoming video frames using the Sobel or Prewitt algorithms. Its flexible architecture supports a wide variety of video frame sizes on Lattice devices. A simple I/O handshake makes the core suitable for either streaming or bursty input video data. Coefficients may be set at compile time, or updated in-system via a simple memory interface. Dynamic zoom and pan functions are optionally provisioned at compile time.
The 2D Edge Detector IP core detects edges in incoming video frames using the Sobel or Prewitt algorithms. Its flexible architecture supports a wide variety of video frame sizes on Lattice devices. A simple I/O handshake makes the core suitable for either streaming or bursty input video data. Coefficients may be set at compile time, or updated in-system via a simple memory interface. Dynamic zoom and pan functions are optionally provisioned at compile time.
Key features
- Single color plane input
- Configurable input data width
- Dynamically variable input frame size
- Dynamic active region selection
- Dynamic selection between Sobel and Prewitt algorithms
- Dynamic detection threshold modification
Block Diagram
EDGE-DET block diagram
Specifications
Identity
Part Number
EDGE-DET
Vendor
Lattice Semiconductor Corp.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Video Processing IP core
DDR3 memory interface controller IP speeds data processing applications
In order to fully capitalize on the benefits of DDR3 memories, it is important to have an efficient and easy to use DDR3 memory interface controller. A video processing application provides a good example of the key requirements of a DDR3 memory system and the features needed from a DDR3 Interface in similar stream-oriented data processing systems.
How to reduce power consumption in CPLD designs with power supply cycling
Power supply cycling offers designers a viable means to achieve the desired features as well as low power consumption in their CPLD designs.
A configurable FPGA-based multi-channel high-definition Video Processing Platform
This paper describes an FPGA-based high-definition video processing platform. The platform supports a wide range of applications including flat-panel TV, projection TV and video monitor.
Configurable Processors for Video Processing SOCs
Configurable Processors for Video Processing SOCs
Picking the right MPSoC-based video architecture: Part 1
A look at the design of multiprocessor systems-on-chips (MPSoCs) for video applications and how to optimize them for computational power and real-time performance as well as flexibility. Part 1: Architectural approaches to video processing
Frequently asked questions about Video Processing IP
What is 2D Edge Detector?
2D Edge Detector is a Video Processing IP core from Lattice Semiconductor Corp. listed on Semi IP Hub.
How should engineers evaluate this Video Processing?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Video Processing IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.