Vendor: Canova Tech Srl Category: PLL

25MHz to 200MHz Low Jitter Low Power PLL

CT20900 is a PLL providing 33, 66, 50 and 200MHz clocks based on a 25MHz reference clock.

Contact Provider Request Datasheet

Overview

CT20900 is a PLL providing 33, 66, 50 and 200MHz clocks based on a 25MHz reference clock. It comprises a Phase Frequency Detector with internal charge pump that detects the phase difference between the 25MHz reference clock and the divided by 8 version of the 200MHz clock generated by the Voltage Controlled Oscillator (VCO).

The loop includes a second order Low Pass Filter (LPF)

Key features

  • Fully Differential Topology
  • Charge Pump 3rd order configuration
  • 2nd order passive loop filter
  • Fin = 25MHz, Fout = 33, 50, 66 and 200MHz
  • Maximum Jitter < 50ps
  • Max current consumption = 2.3mA

Block Diagram

CT20900 block diagram

Benefits

  • Easy portability

Applications

  • Automotive Ethernet
  • Baseband Telecom

What’s Included?

  • Datasheet
  • Integration guidelines
  • GDS2 and LVS Netlist
  • Footprint (.LEF)
  • Test Specifications

Specifications

Identity

Part Number
CT20900
Vendor
Canova Tech Srl
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Canova Tech Srl
HQ: Italy
Contact Canova Tech Srl

Learn more about PLL IP core

Creating a Frequency Plan for a System using a PLL

How do you ensure that every part of a system receives the clock it needs—without wasting power or sacrificing performance? The answer lies in creating a well-structured frequency plan built around a PLL.

Specifying a PLL Part 3: Jitter Budgeting for Synthesis

This white paper is aimed at system architects and physical implementation leaders working on the design of SoCs. It can be confusing to understand the impact of different jitter sources and how to calculate a jitter budget when specifying a digital system. This white paper explains how jitter changes the period of a clock and how to ensure that jitter has correctly been accounted for in the calculations for timing closure.

Specifying a PLL Part 2: Jitter Basics

This article explains a some of the key terminology and parameters commonly used to describe jitter. It will also help clarify the most important parameters for a some PLL applications, allowing the designer to better understand what is required from a PLL.

Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR

In high end RF systems, such as 5G radios, the requirements are so stringent that the source of this strongest unwanted tone can be the PLL. This article outlines how spurs in the input clock to the ADC or DAC may limit the SFDR. This in turn will set the requirements for the spurs for the input clock (from a PLL), in order to achieve a specific SFDR.

Achieving Groundbreaking Performance with a Digital PLL

This article compares analog, first-generation digital, and second-generation digital PLLs. It evaluates which type of PLL may be best in which situation. It further discloses a roadmap into other application areas, including general purpose / logic clocking, and regular low-jitter PLLs.

Frequently asked questions about PLL IP cores

What is 25MHz to 200MHz Low Jitter Low Power PLL?

25MHz to 200MHz Low Jitter Low Power PLL is a PLL IP core from Canova Tech Srl listed on Semi IP Hub.

How should engineers evaluate this PLL?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this PLL IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP