Overview
The RS100-160 core implements the codec for the Forward Error Correction (FEC) cyclic code RS(528, 514, 7,10) used in the IEEE 802.3bj (100G Backplane Ethernet) standard draft for 100GBASE-CR4 and 100GBASE-KR4 PHY. The encoder and decoder functions are completely independent and packaged as two sub-cores, RS100-160E and RS100-160D respectively. Decoder corrects up to 7 word errors; an option supporting RS(544, 514) for 100GBASE-KP4 PHY (correcting up to 15 errors) is also available .
The RS100-160E core implements the FEC encoder per section 91.4.2.9 of the IEEE 802.3bj draft standard. The core accepts sixteen 10-bit words (160 bit total) on every clock and outputs the encoded result 3 clocks later.
The RS100-160D core implements the FEC decoder per section 91.4.3.3 of the IEEE 802.3bj standard. It accepts sixteen 10-bit words (198 bit total) on every clock and outputs the decoded result 49 clocks later.
Learn more about Channel Coding IP core
IP Cores, Inc. announces the release of the new LZR4D single-engine ultralow-latency lossless decompression core for the LZ4 format, delivering 256 bits of decompressed data per clock with less than 30 clock cycles of latency.
IP Cores, Inc. announces shipments of the FFT4T core for RF signal processing systems
IP Cores, Inc. announces shipments of the newly released PQC1 Post-Quantum Cryptography Accelerator Core that supports both ML-KEM (FIPS-203) and ML-DSA (FIPS-204).
IP Cores, Inc., California, USA had announced modifications to its true random number generator IP core, TRNG1.
IP Cores, Inc. has announced that the first shipment of the server memory encryption IP cores occurred one year ago.
IP Cores, Inc., (California, USA, http://www.ipcores.com) has announced modifications of its MSP10-512 cores that support line-speed MACsec encryption and decryption for the 400 Gbps Ethernet.
