Overview
A Fail-Safe Digital I/O Library.
This silicon-proven TSMC 28nm Digital I/O Library delivers a high-performance, low-power interface solution designed for advanced digital applications. Featuring a triple-staggered architecture, this versatile library supports multi-voltage and multi-protocol GPIO, ensuring seamless integration across diverse system requirements. It includes a high-precision 3.3V MHz XTAL oscillator embedded within the pad ring, enhancing timing accuracy and system stability. The library is optimized for a wide range of protocols, including RGMII, eMMC, ONFI, SPI, QSPI, LVCMOS, LPDDR, DDC, CEC, and SMBus, providing maximum flexibility for modern SoC designs. Built for robust reliability, it meets stringent 2kV HBM and 500V CDM ESD protection standards, ensuring resilience against electrostatic discharge events.
Operating Conditions
| Feature |
Value |
| Core Device |
1.8V |
| I/O Device |
1.8V Standard |
| Tj |
-40C to 125C |
| ESD |
2kV HBM, 500V CDM |
Cell Names
| Cell Name |
Cell Type |
| TG_IO_NS |
Standard 150MHz I/O, w/ N/S Poly |
| TG_IO_EW |
Standard 150MHz I/O, w/ E/W Poly |
Standards
- RGMII
- eMMC
- ONFI
- SPI
- QSPI
- LVCMOS
- LPDDR
- DDC
- CEC
- SMBus
Learn more about GPIO IP core
Certus Semiconductor’s I/O libraries for TSMC’s 22nm ultra-low leakage (22ULL) and 22nm ultra-low power (22ULP) technologies offer robust, high-performance solutions tailored to a wide range of SoC designs — from ultra-low power IoT nodes to demanding consumer and automotive systems. Whether you need low leakage, high drive strength, or analog compatibility, our production-proven IP covers it all.
For over a decade, Sofics has collaborated with CERN, the European Organization for Nuclear Research. Sofics has delivered advanced GPIO cells tailored for radiation-hardened applications, supporting CERN’s groundbreaking particle physics experiments.
This paper provides a complete solution to the GPIO Verification for any SoC. GPIO interface is available in every ASIC. To avoid duplicate efforts and (save) time to verify the GPIO interface, we have produced this Generic GPIO verification suite. It is a UVM-based verification environment, with all the necessary subcomponents that are required to verify any GPIO design.
One of the critical problems in today’s computing is that transporting data can be more costly in energy and time than computing. With the growing complexity of AI models, SoC designers have shifted their focus toward optimizing memory hierarchies, increasing bandwidth in interconnects, and architecting based on workloads for improved efficiency.
To complete our task as engineers we rely on the tools we use. We collaborated with Siemens EDA solutions back in 2025 on a webinar about how we use their tools to develop our designs and layouts.
Post-quantum cryptography (PQC) is moving from theory to engineering reality. With NIST-standardized algorithms ML-KEM (FIPS 203) and ML-DSA (FIPS 204) now finalized, FPGA developers face a practical challenge: How to integrate these algorithms efficiently on resource-constrained hardware?
