Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: Multi-Protocol PHY

1.25 Gbps-16 Gbps HSS for Supporting Multiple Protocols

The 12.5 Gbps to 16 Gbps high-speed SerDes (HSS) is compatible with multiple industry protocols.

PHY View all specifications

Overview

The 12.5 Gbps to 16 Gbps high-speed SerDes (HSS) is compatible with multiple industry protocols. The PHY has 1-lane, 2-lane, and 4-lane versions for flexible applications. Additionally, HSS supports wide range datarates and multiple parallel data width. HSS also includes 3-tap programmable TX FFE, CTLE, and VGAs to maintain signal integrity across complex PCB environments. Multiple debug methods such as embedded eye monitor, BIST test, and boundary scan are provided to facilitate bug locating.

Key features

  • Operates over a wide range of data rates, including 1.25 Gbps, 2.5 Gbps, 3.125 Gbps, 5 Gbps, 6.25 Gbps, 8 Gbps, 10 Gbps, 12.5 Gbps, and 16 Gbps
  • Supports multiple protocols, each with its own dedicated PCS
  • Supports independent control of power state and data rate per lane
  • Provides comprehensive power-down control to optimize power modes
  • Supports configurable TX pre-emphasis and post-emphasis control
  • Supports integrated spread-spectrum generation with spread depth of up to 5000 ppm
  • Offers Built-in Self-Test (BIST) features for production, enabling at-speed testing on any digital tester
  • Includes embedded PRBS generator and PRBS checker to facilitate debugging
  • Supports wire-bond and flip-chip packaging technologies

Block Diagram

Click to open fullscreen

Specifications

Identity

Part Number
1.25 Gbps-16 Gbps SerDes
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP
Controller / PHY
PHY

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Multi-Protocol PHY IP core

VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP

The Coral NPU is built on the open RISC-V instruction set architecture, featuring native tensor processing capabilities, supporting mainstream machine learning frameworks such as JAX, PyTorch, and TensorFlow Lite (TFLite), and utilizing open-standard tools like Multi-Level Intermediate Representation (MLIR) from the Low Level Virtual Machine (LLVM) project for compiler infrastructure.

Frequently asked questions about Multi-Protocol PHY IP cores

What is 1.25 Gbps-16 Gbps HSS for Supporting Multiple Protocols?

1.25 Gbps-16 Gbps HSS for Supporting Multiple Protocols is a Multi-Protocol PHY IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub.

How should engineers evaluate this Multi-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Multi-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP