Overview
A 0.9V/1.2V I/O Library in TSMC 55LP.
This SoundWire Digital I/O Library in TSMC 55nm LP offers an advanced, low-power interface solution for high-performance audio applications. Supporting 0.9V/1.2V operation, this library provides Data, Clock, and Select I/Os, enabling seamless integration with SoundWire-based systems while delivering enhanced power efficiency. This next-generation library intro duces auto delay calibration, improving timing precision and signal integrity beyond previous versions. Built for reliability, the I/O cells meet 2kV HBM, 500V CDM, and 8kV system-level ESD protection (150pF, 330 direct contact to housing), with 18kV air discharge capability, ensuring robust protection against electrostatic and environmental stress. Ideal for low-power, high-fidelity audio designs, this I/O library provides superior performance with enhanced calibration and compliance with industry standards.
Operating Conditions
| Feature |
Value |
| Core Device |
0.9V Standard |
| I/O Device |
1.2V Standard |
| BEOL |
1P9M |
| Cell Height |
130um |
| Tj |
-40C to 125C |
| ESD |
2kV HBM, 500V CDM, 8kV IEC |
| Latch-up |
100mA @ +85C |
Cell Names
| Cell Name |
Cell Type |
| TF_DATA |
Digital Output |
| TF_CLK |
Digital Input |
| TF_SELECT |
Digital InOut |
| TF_DELAY |
Auxiliary |
| TF_ANA |
Analog I/O |
| TF_AVDD |
Analog Power |
| TF_AVSS |
Analog Ground |
| TF_DVDD |
VDDIO Power |
| TF_DVSS |
VDDIO Ground |
Learn more about GPIO IP core
Certus Semiconductor’s I/O libraries for TSMC’s 22nm ultra-low leakage (22ULL) and 22nm ultra-low power (22ULP) technologies offer robust, high-performance solutions tailored to a wide range of SoC designs — from ultra-low power IoT nodes to demanding consumer and automotive systems. Whether you need low leakage, high drive strength, or analog compatibility, our production-proven IP covers it all.
For over a decade, Sofics has collaborated with CERN, the European Organization for Nuclear Research. Sofics has delivered advanced GPIO cells tailored for radiation-hardened applications, supporting CERN’s groundbreaking particle physics experiments.
This paper provides a complete solution to the GPIO Verification for any SoC. GPIO interface is available in every ASIC. To avoid duplicate efforts and (save) time to verify the GPIO interface, we have produced this Generic GPIO verification suite. It is a UVM-based verification environment, with all the necessary subcomponents that are required to verify any GPIO design.
One of the critical problems in today’s computing is that transporting data can be more costly in energy and time than computing. With the growing complexity of AI models, SoC designers have shifted their focus toward optimizing memory hierarchies, increasing bandwidth in interconnects, and architecting based on workloads for improved efficiency.
To complete our task as engineers we rely on the tools we use. We collaborated with Siemens EDA solutions back in 2025 on a webinar about how we use their tools to develop our designs and layouts.
Post-quantum cryptography (PQC) is moving from theory to engineering reality. With NIST-standardized algorithms ML-KEM (FIPS 203) and ML-DSA (FIPS 204) now finalized, FPGA developers face a practical challenge: How to integrate these algorithms efficiently on resource-constrained hardware?
