NVMe storage-optimized PCIe interface gets an Interoperability Lab at University of New Hampshire
March 19, 2012
The drive to adopt NVMe (a storage-optimized variant of the PCIe interface standard for SSDs) led by the NVMe Work Group now has an interoperability lab at the University of New Hampshire.
Related Semiconductor IP
- NVM Express (NVMe) Controller (compliant with NVMe 1.4 Base Specification)
- Universal NVM Express Controller (UNEX)
- NVM Express IP Core
Related Blogs
- New Synopsys Report Highlights Key Industry Insights on the Impact of Multi-Die Systems
- New Distributed Simulation Technology for Faster Simulation of Multi-Die Systems
- Ambient IoT: 5 Ways Packetcraft's Software is Optimized to Enable the New Class of Connectivity
- The Importance of Ecosystem Cooperation for Interoperability
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?