The Riddle Of 450mm
The whole 450mm wafer thing is a puzzle. Last week at IEF 2010, there was TSMC's CTO Jack Sun, saying he wanted and expected 450mm to happen while, listening to him in the audience, was Heinz Kundert, European CEO of SEMI whose members make the chip manufacturing equipment, who said later: "We don't want it."
To read the full article, click here
Related Semiconductor IP
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- Neuromorphic Processor IP
Related Blogs
- What's happening on the 450mm wafer front?
- How Much Cost Reduction Will 450mm Wafers Provide
- Why do we need 450mm wafers?
- The State of 450mm Wafers. And Intel Gossip
Latest Blogs
- Analog Design and Layout Migration automation in the AI era
- UWB, Digital Keys, and the Quest for Greater Range
- Building Smarter, Faster: How Arm Compute Subsystems Accelerate the Future of Chip Design
- MIPS P8700 RISC-V Processor for Advanced Functional Safety Systems
- Boost SoC Flexibility: 4 Design Tips for Memory Subsystems with Combo DDR3/4 Interfaces