Vendor: Synopsys, Inc. Category: Single-Protocol PHY

USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation

The USB4 PHY IP provides designers with the industry's best combination of small area and low power with support for the process …

Contact Provider Request Datasheet
TSMC 3nm N3P View all specifications

Overview

The USB4 PHY IP provides designers with the industry's best combination of small area and low power with support for the leading process technologies such as 5nm FinFET. The USB4 PHYs use a single efficient GDSII design that supports 40 Gbps, 20 Gbps, 10 Gbps, and 5 Gbps data rates.

The USB4 IP is designed to meet the functionality, power, performance, and area requirements of a broad range of storage, PC, and tablet SoC designs as well as software development debug and easy deployment of artificial intelligence (AI) applications at the edge.

The USB IP has shipped in billions of units for leading electronics companies worldwide. Using the USB IP significantly reduces development time and engineering risk, helping designers to bring USB-based SoCs to market faster.

The USB IP is the most certified IP solution in the industry. As the leading provider of USB IP for nearly two decades, the vendor is enabling designers to lower the risk and adoption barrier of integrating USB4 functionality into their SoCs.

Key features

  • Supports 40 Gbps, 20 Gbps, 10 Gbps, and 5 Gbps data rates
  • Supports 480 Mbps, 12 Mbps, and 1.5 Mbps data rates
  • x1 and x2 configurations (USB 3.2 and USB 3.1 PHY only)
  • Low active and standby power
  • Small area for low silicon cost
  • USB Type-C connectivity support available (external party Type-C Port Controller not included)

Block Diagram

dwc_usb4v2phy_4tx2rx_tsmc3pffns block diagram

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Silicon Options

Foundry Node Process Maturity
TSMC 3nm N3P —

Specifications

Identity

Part Number
dwc_usb4v2phy_4tx2rx_tsmc3pffns
Vendor
Synopsys, Inc.

Provider

Synopsys, Inc.
HQ: USA
Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs. The broad Synopsys IP portfolio includes logic libraries, embedded memories, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate IP integration, software development, and silicon bring-up, Synopsys’ IP Accelerated initiative provides architecture design expertise, pre-verified and customizable IP subsystems, hardening, and signal/power integrity analysis. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market.
Contact Synopsys, Inc.

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation?

USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation is a Single-Protocol PHY IP core from Synopsys, Inc. listed on Semi IP Hub. It is listed with support for tsmc.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP