Timing Fragility Aware Selective Hardening of RISCV Soft Processors on SRAM Based FPGAs
This paper introduces a timing fragility aware selective hardening methodology for RISCV soft processors implemented on SRAM based FPGAs.
Vendor:
Obsidian Technology
Category:
SRAM
RAM 8b, 16b, and 32b data widths - TSMC 180nm
Low cost, small RAM’s in standard design rules supplied in 1Kb, 4Kb, and 16Kb fixed block sizes.
Overview
Low cost, small RAM’s in standard design rules supplied in 1Kb, 4Kb, and 16Kb fixed block sizes.
Uses only 1.8V core fet components and in compaible with most TSMC 180nm processes.
Key features
- 8b, 16b, and 32b data widths available.
- Up to 250MHz clock operation.
- Read and write data busses may tie for single bus operation.
- Available production test RTL.
- VDD 1.6V – 2.0V.
- Data retention to 0.9V.
- Temperature range -40C to 125C.
- Chip select and output enable controls for simple parallel operation.
Block Diagram
OT5001t180 block diagram
Applications
- Low cost embedded RAM.
- High speed MPU RAM.
What’s Included?
- Verilog Model.
- Timing .lib timing files.
- GDS Layout.
- LEF.
- LVS netlist.
- DRC/LVS results.
- Integration notes.
- Production test notes.
Files
Note: some files may require an NDA depending on provider policy.
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 180nm | BCDG2 | — |
Specifications
Identity
Part Number
OT5001t180
Vendor
Obsidian Technology
Provider
Obsidian Technology
HQ:
USA
About Obsidian Technology
- Founded 1995
- Privately owned consulting company
- Diversified customer base
- Self funded
- Early delivery of front-end models.
- On-site support available, including transfer of source to your design environment.
- Available on-site design review.
- On-site training for source licensing.
- Option to take ip though your own quality and review processes.
- Characterization support.
- Fast and flexible legal. We typically accept your standard bi-directional NDA.
- Simple plain-language contracts.
Learn more about SRAM IP core
Novel Trade-offs in 5 nm FinFET SRAM Arrays at Extremely Low Temperatures
Why SRAM PUF Technology Is the Bedrock of Dependable Security in Any Chip
Vincent van der Leest, Synopsys
AI-driven SRAM demand needs integrated repair and security
Increasing popularity of AI applications and DPU architecture has led to growing demand for higher SRAM densities, in turn placing challenges on SRAM yield and reliability.
A comparison of SRAM vs quantum-derived semiconductor PUFs
This article explores the relative performance of SRAM PUF and quantum-derived semiconductor PUF technologies for IoT security.
Basics of SRAM PUF and how to deploy it for IoT security
This article covers the basics of what an SRAM PUF (physical unclonable function) is and how it works, as well as the functionality it offers in internet of things (IoT) security as the trust anchor for any device.
Frequently asked questions about SRAM IP cores
What is RAM 8b, 16b, and 32b data widths - TSMC 180nm?
RAM 8b, 16b, and 32b data widths - TSMC 180nm is a SRAM IP core from Obsidian Technology listed on Semi IP Hub. It is listed with support for tsmc.
How should engineers evaluate this SRAM?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SRAM IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.