Vendor: SmartDV Technologies Category: MIPI

MIPI DEBUG Verification IP

MIPI DEBUG Verification IP provides a smart way to verify the MIPI DEBUG bi-directional two-wire bus.

Contact Provider Request Datasheet
Verification IP View all specifications

Overview

MIPI DEBUG Verification IP provides a smart way to verify the MIPI DEBUG bi-directional two-wire bus. The SmartDV's MIPI DEBUG Verification IP is fully compliant with MIPI DEBUG version 1.0 specification.

MIPI DEBUG Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

MIPI DEBUG Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Compliant with MIPI Debug version 1.0 specification.
  • Full MIPI Debug functionality.
  • Support full I3C Slave with CCC, Hot Join, IBI, DAA and HDR mode.
  • Full Link and Network/Transport layer.
  • Support Network adaptors for following
    • SPP
    • STP
    • SAM
    • TWP
    • UART
  • Supports upto 16 Network Adaptors
  • Simple interface allows easy connection to microprocessor/microcontroller devices
  • Callbacks in Master, Slave and Monitor for user processing of data
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violation
  • Functional coverage of complete MIPI Debug specs.
  • MIPI Debug Verification IP comes with complete testsuite to test every feature of MIPI Debug specification.
  • Supports Debug Common Command Codes[CCC].
  • Debug Network Adaptor Operation Command[DBGOPCODE].
    • CAPABILITIES Opcode
    • CFG Opcode
    • START_NA Opcode
    • STOP_NA Opcode
    • FIFO_THRESHOLD Opcode
    • FIFO_ACTION Opcode
    • SELECT Opcode
    • REPORT_ERROR Opcode
  • Debug Action Command[DBGACTION]
    • DBGRST Action
    • STARTSET and EXECSET Actions
  • Supports Debug In-Band Interrupts[IBI].
    • DBGSTATUS Cause
    • DBGDATAREADY Cause
    • DBGERROR Cause

Block Diagram

MIPI DEBUG VIP block diagram

Benefits

  • Faster testbench development and more complete verification of MIPI DEBUG designs.
  • Easy to use command interface simplifies testbench control and configuration of TX and RX.
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the MIPI DEBUG testcases to certify MIPI DEBUG Slave/Master device
  • Examples showing how to connect various components and usage of Master, Slave and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Specifications

Identity

Part Number
MIPI DEBUG VIP
Vendor
SmartDV Technologies
Type
Verification IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

SmartDV Technologies
HQ: India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Contact SmartDV Technologies

Learn more about MIPI IP core

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

MIPI MPHY 6.0: Enabling Next-Generation UFS Performance

High-speed chip-to-chip data transfer is continuously evolving to meet increasing performance demands. MIPI MPHY is a high-speed physical layer interface developed by the MIPI Alliance. This protocol is used for high-speed chip-to-chip interfaces, mainly in mobile and automotive devices.

MIPI: Powering the Future of Connected Devices

From the first monochrome mobile displays to today’s ultra-high-definition automotive dashboards and immersive AR/VR headsets, MIPI technology has quietly become the backbone of modern data connectivity. Let’s explore how MIPI standards have evolved, the markets they serve, and why Rambus is at the forefront of this transformation.

Frequently asked questions about MIPI IP cores

What is MIPI DEBUG Verification IP?

MIPI DEBUG Verification IP is a MIPI IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this MIPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP