Interrupt controller with APB interface
Key Features
- APB bus
- Support up to 32 fast interrupt (FIQ) inputs by configuration
- Support up to 32 standard interrupt (IRQ) inputs by configuration
- Provide both edge and level triggered interrupt source with positive and negative directions.
- Support de-bounce circuit for interrupt input sources by configuration
Technical Specifications
Related IPs
- I2C Controller IP – Master, Parameterized FIFO, APB Bus
- APB Interrupt Controller
- I2C Controller IP- Master / Slave, Parameterized FIFO, APB Bus
- SG DMA Controller, 1-16 DMA Channels, AHB5 Master Interface
- I3C Controller IP – Master / Slave, Parameterized FIFO, APB Bus
- I3C Controller IP- Slave, Parameterized FIFO, APB Bus