How Secure DDR Interfaces Protect DRAM from Memory Attacks
Brett Murdock, Dana Neustadter (Synopsys)
Vendor:
Truechip Solutions
Category:
DDR
DDR5 LRRDIMM Verification IP
The DDR5 LRDIMM Verification IP provides an effective & efficient way to verify the components interfacing with DDR5 LRDIMM inter…
Overview
The DDR5 LRDIMM Verification IP provides an effective & efficient way to verify the components interfacing with DDR5 LRDIMM interface of an ASIC/FPGA or SoC. The DDR5 LRDIMM VIP is fully compliant with Standard DDR5 specification, DDR5 Memory Buffer specification & DDR5 RCD specification from JEDEC. This VIP is a light weight with an easy plug-and-play interface so that there is no hit on the design time and the simulation time.
Key features
- Compliant to JEDEC DDR5 SDRAM Specification, Data Buffer & RCD Specification.
- Supports connection to any DDR5 Memory Controller IP communicating with a JEDEC compliant DDR5 Memory Model.
- Supports configurable SDRAM addressing of different sizes (x4, x8 and x16).
- Available in all memory sizes up to 64 Gb.
- Supports for all speed-grades/speed-bins.
- Supports configurable timing parameters and rank associations.
- Supports 3DS with command to command timings checks in SLR & DLR.
- Supports all Command Address Rates (SDR1, SDR2 & DDR).
- Supports BCOM Training Mode, Strobe & Data Trainings, DCATM, DCSTM, QCATM, QCSTM & Enhanced DCATM. AXI In AXI Seq AXI Master APB/AHB seq APB/AHB Master APB/AHB In DFI In Memory Controller BFM/DUT DFI-PHY BFM/DUT DDR In DFI Monitor Functional Coverage Asser ons Transac on Logger APB Master APB Seq DFI Monitor Functional Coverage Asser ons Transac on Logger Memory BFM/DUT I2C SPD TS PMIC DIMMs
- Supports CA parity for command/address bus.
- Supports Control Word decoding, write & read.
- Supports Data Masking (DM).
- Supports Cyclic Redundancy Check (CRC).
- Supports Programmable burst lengths.
- Supports capturing all the valid DDR5 commands including Activate, Read Write, Precharge.
- Supports Power-up Reset and initialization sequences.
- Supports Precharge Power-Down, Active Power-Down, Self-Refresh operation (with and without clock stop).
- Reports various timing errors, which can be used to check timing violations.
- Provides full control to the user to enable/disable various types of messages.
- Support for Multiple Ranks architecture.
- Supports advanced System Verilog features like constrained random testing.
- Supports dynamically configurable modes.
- Strong Protocol Monitor with real time exhaustive programmable checks.
- Supports Dynamic as well as Static Error Injection scenarios.
- On the fly protocol checking using protocol check functions, static and dynamic assertion.
- Built in Coverage analysis.
- Provides a comprehensive user API (callbacks) in Monitor, Controller and Memory Model BFMs.
- Graphical analyzer to show transactions for easy debugging.
Block Diagram
DDR5 LRRDIMM block diagram
Benefits
- Available in native SystemVerilog (UVM/OVM/VMM) and Verilog.
- Unique development methodology to ensure highest levels of quality.
- 24X5 customer support & response under 90 Min.
- Unique and customizable licensing models.
- Exhaustive set of assertions and cover points with connectivity example for all the components.
- Consistency of interface, installation, operation and documentation across all our VIPs.
- Provide complete solution and easy
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Part Number
DDR5 LRRDIMM
Vendor
Truechip Solutions
Provider
Truechip Solutions
HQ:
USA
Truechip is a leading provider of Design and Verification solutions – which help you to accelerate your design, lowering the cost and the risks associated in the development of your ASIC, FPGA and SoC.
Truechip is a privately held company, with a global footprint and with a strong and experienced leadership team.
Truechip was established in 2008 with a Mission to:
- To create world class Verification IP Solutions
- To provide expert consultancy to ASIC & SoC Design companies
- To design SOCs from Architecture to Working Silicon
- To be the leading provider of Semiconductor IP Solutions
- To be a one-stop-shop for Design and Verification
- Customer Success
- Commitment to Quality
- Quality of Products
- Quality of Engineers
- Best in class Customer Support
- Ethics and Integrity
Learn more about DDR IP core
The complete series of high-end DDR IP solutions of Innosilicon is industry-leading and across major foundry processes
In recent years, emerging industries such as AI, Internet of Things, 5G, and intelligent networked vehicles have flourished, and the high requirements for performance have greatly increased the scale and complexity of chips, constantly challenging IP limitations.
Secure DDR DRAM Against Rowhammer, RAMBleed, and Cold-Boot Attacks
Dana Neustadter, Senior Product Manager for Security Solutions, and Brett Murdock, Director, Product Line Management for Memory Interface IP, Synopsys Solutions Group
DDR IP Hardening - Overview & Advance Tips
DDR is most critical IP to SoC’s successful operation, because processors in SoC typically spends the majority of its cycles on reading and writing to DDR memory.
Which DDR SDRAM Memory to Use and When
This whitepaper provides an overview of the JEDEC memory standards to help SoC designers select the right memory solution, including IP, that best fits their application requirements.
DDR5/4/3/2: How Memory Density and Speed Increased with each Generation of DDR
Frequently asked questions about DDR Controller IP cores
What is DDR5 LRRDIMM Verification IP?
DDR5 LRRDIMM Verification IP is a DDR IP core from Truechip Solutions listed on Semi IP Hub.
How should engineers evaluate this DDR?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DDR IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.