Vendor:
Aragio Solutions
Category:
Video Transport
CI Plus
The CI Plus library provides a programmable bi-directional I/O cell designed to meet the signal interface requirements of the Com…
Overview
The CI Plus library provides a programmable bi-directional I/O cell designed to meet the signal interface requirements of the Common Interface. This library is offered as a supplement to the I/O
libraries provided by Aragio Solutions. This library is compatible with the CI Plus Specification, but it is not fully compliant. The I/O cell is 5V
tolerant and interfaces to the Common Interface at TTL logic levels, but operates in the 3.3V power domain.
libraries provided by Aragio Solutions. This library is compatible with the CI Plus Specification, but it is not fully compliant. The I/O cell is 5V
tolerant and interfaces to the Common Interface at TTL logic levels, but operates in the 3.3V power domain.
Key features
- • High performance, programmable general purpose I/O cells
- o 5V tolerant @ 3.3V operation
- o CI Plus compatible
- • Staggered CUP wire bond implementation with flip chip option
- • Power supply sequencing independent design with Power-On Control
- • Robust ESD Protection
- 2KV ESD Human Body Model (HBM)
- ? Compliant with JEDEC specification JS-001-2012 (April 2012)
- 200 V ESD Machine Model (MM)
- ? Compliant with JEDEC specification JESD22-A115C (November 2010)
- 500 V ESD Charge Device Model (CDM)
- ? Compliant with JESD22-C101E (December 2009)
- • Latch-up Immunity
- Compliant with JESD78D (November 2011)
- Tested using I-Test criteria of ±100mA at maximum ambient temperature of +125°C.
What’s Included?
- a. Physical abstract in LEF format (.lef)
- b. Timing models in Synopsys Liberty formats (.lib and .db)
- c. Calibre compatible LVS netlist in CDL format (.cdl)
- d. GDSII stream (.gds)
- e. Behavioral Verilog (.v)
- f. Layout Parasitic Extraction (LPE) SPICE netlist (.spice)
- g. Databook (.pdf)
- h. Library User Guide - ESD Guidelines (.pdf)
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 28nm | 28nm 280 nm | Silicon Proven |
Specifications
Identity
Part Number
RGO_TSMC28_18V33_HPCP_20C_CIP
Vendor
Aragio Solutions
Provider
Aragio Solutions
HQ:
USA
Aragio is a limited liability corporation (LLC) with headquarters in Plano, Texas. The Company is a full-service provider of semiconductor intellectual property (IP) for integrated circuit (IC) design. Aragio focuses on design solutions for input/output (I/O) system interface cells used for package interconnect. Full I/O library solutions, with robust electrostatic discharge (ESD) protection, are provided for complex integrated circuit padring designs. Aragio serves a very niche market for I/O libraries within the semiconductor industry. The company provides uniform I/O pad sets for a wide range of applications, semiconductor foundries and technologies. It is significant that all IP is owned by Aragio Solutions and nearly all IP developed since the company was formed in 2003 is still in demand and will continue to be in demand for the next decade. As a recognized world leader, Aragio provides its services to numerous clients across Southeast Asia, China, Japan, Europe, and North America.
Learn more about Video Transport IP core
Introduction to Embedded DisplayPort (eDP) version 1.5
Tfox
Enabling High Performance SoCs Through Multi-Die Re-use
This paper gives a high-level overview of a technique for rapid design of new IC designs using multiple dice packaged in a variety of aggregations allowing for differnent performance levels and price points to be achieved. The technique relies on a new high-bandwidth low pin-count communication channel between two or more dice.
An HDTV SoC Based on a Mixed Circuit-Switched / NoC Interconnect Architecture (STBus/VSTNoC)
This paper presents the interconnect solution adopted for an HDTV SoC developed in HVD division of STM. The SoC is a one-chip satellite HDTV set-top box IC developed in 65nm technology. The interconnect of this HDTV SoC is the first in STM implementing a mixed architecture based on the circuit-switched interconnect named STBus and the new NoC interconnect named VSTNoC.
Steps for Delivering Multimedia Over 5 GHz WLANs
Steps for Delivering Multimedia Over 5 GHz WLANs
Tutorial: The H.264 Scalable Video Codec (SVC)
The H.264 Scalable Video Codec (SVC) reduces network bandwidth, eliminates transcoding, and simplifies storage management. Here's how it works.
Frequently asked questions about Video Transport IP cores
What is CI Plus?
CI Plus is a Video Transport IP core from Aragio Solutions listed on Semi IP Hub. It is listed with support for tsmc Silicon Proven.
How should engineers evaluate this Video Transport?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Video Transport IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.