The Thriving Silicon IP Business
By Bipul Talukdar, SmartDV
It wasn’t all that long ago when becoming a third-party silicon intellectual property (IP) provider was all the rage in the electronic system design (ESD) community. Engineers with a laptop could sit in their home office or garage, design a functional block of IP, and voila, they were in the IP business.
Times change, and the instant IP provider business has matured to include large global companies, sole proprietors, and everything in between. Third-party silicon IP is plentiful, configurable, and commoditized to support system, processor and peripherals, interface protocols, memory, and analog applications. IP can be packaged in different ways, including soft IP (software), hard IP (physical layout), and even as “chiplets,” individual silicon die that deliver the IP function. The revenue, according to the most recent ESD Alliance Market Statistics Service (MSS) news release, totaled $900.6 million in Q4 2019, a 4% increase compared to Q4 2018. The four-quarter moving average increased 10.1%. This is especially significant given that its early “two engineers in a garage” image has grown to be a worldwide multi-billion-dollar business
To read the full article, click here
Related Semiconductor IP
- SmartCard (IEC7816) Verification IP
- SmartCard (IEC7816) Synthesizable Transactor
- Smart Network-on-Chip (NoC) IP
- SmartMem Subsystem IP
- IEC 7816 Smart Card IP
Related Articles
- Stop-For-Top IP model to replace One-Stop-Shop by 2025... and support the creation of successful Chiplet business
- Hogan, Senior VP for business development at Artisan Components, sees silicon explosion as costs drop
- A Win-Win Royalty Deal Structure in IP Business
- When Developing New Silicon IP, Is First Pass Success Possible?
Latest Articles
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities
- A 129FPS Full HD Real-Time Accelerator for 3D Gaussian Splatting
- SkipOPU: An FPGA-based Overlay Processor for Large Language Models with Dynamically Allocated Computation
- TensorPool: A 3D-Stacked 8.4TFLOPS/4.3W Many-Core Domain-Specific Processor for AI-Native Radio Access Networks