3+ ways to design reconfigurable algorithm accelerator in IP block

Related Semiconductor IP

• RVA23, Multi-cluster, Hypervisor and Android
• 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
• NPU IP Core for Mobile
• RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
• H.264 Decoder

Related White Papers

• How to manage changing IP in an evolving SoC design
• A Heuristic Approach to Fix Design Rule Check (DRC) Violations in ASIC Designs @7nm FinFET Technology
• EDA in the Cloud Will be Key to Rapid Innovative SoC Design
• Low Power Design in SoC Using Arm IP

Latest White Papers

• QiMeng: Fully Automated Hardware and Software Design for Processor Chip
• RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
• Concealable physical unclonable functions using vertical NAND flash memory
• Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
• Transition Fixes in 3nm Multi-Voltage SoC Design