3+ ways to design reconfigurable algorithm accelerator in IP block

Related Semiconductor IP

• Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
• LLM AI IP Core
• Post-Quantum Digital Signature IP Core
• Compact Embedded RISC-V Processor
• Power-OK Monitor

Related White Papers

• How to manage changing IP in an evolving SoC design
• EDA in the Cloud Will be Key to Rapid Innovative SoC Design
• Low Power Design in SoC Using Arm IP
• Agile Analog's Approach to Analog IP Design and Quality --- Why "Silicon Proven" is NOT What You Think

Latest White Papers

• SPAD: Specialized Prefill and Decode Hardware for Disaggregated LLM Inference
• DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
• ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
• Practical Considerations of LDPC Decoder Design in Communications Systems
• A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems