Simple Mode, Advanced Mode: A Clear Path to Closing Timing Around eFPGA
Most conversations about eFPGA and timing stop at reassurance: the fabric is hardened, the timing is characterized, trust the .lib file. That’s true,...
Trending topic
Follow the latest news, technical articles, expert perspectives and ecosystem updates related to eFPGA and semiconductor IP design.
Latest updates
Most conversations about eFPGA and timing stop at reassurance: the fabric is hardened, the timing is characterized, trust the .lib file. That’s true,...
Menta announces its contribution to the successful completion of the European Processor Initiative (EPI) SGA2, whose final review, held on July 1–2,...
As organizations prepare for the transition to post-quantum cryptography (PQC), SoC designers face a significant challenge: how to build hardware...
Embedded FPGA technology is increasingly recognized as a strategic enabler for adaptive ASIC and SoC architectures. Yet many engineering teams still...
The Z1015 IP core has already been used by the Zero ASIC chiplet design team to develop a state of the art heterogeneous FPGA chiplet and is now...
Explore how open-source FPGA toolchains help defense and aerospace programs reduce vendor lock-in, improve long-term software accessibility, and...
In semiconductor design, there is a persistent misconception that adding an embedded FPGA (eFPGA) to an SoC is simply a way to “shrink” a standalone...
In the scope of this new contract, QuickLogic will design and tape-out FPGA Test Chips that will be incorporated in a new Evaluation Kit. The Eval...
QuickLogic, a developer of embedded FPGA (eFPGA) Hard IP, Strategic Radiation Hardened and Antifuse FPGAs, and ruggedized programmable logic solutions,...
This topic page collects recent semiconductor IP updates, technical articles, expert perspectives and industry news related to eFPGA.
Use it to track relevant IP trends, ecosystem announcements, design technologies, standards, architectures and related IP categories inside Semi IP Hub.