Utilizing UWB in ultra-low power ZigBee wireless sensor nodes
By Els Parton, and Olivier Rousseau, IMEC,
Jul 24 2007 (13:34 PM) -- Wireless Net DesignLine
Ultra-wideband technology (UWB) allows for low-power wireless communication, ideal for wireless sensor nodes. The IEEE 802.15.4 standardization committee who defined the MAC and physical layers adopted by ZigBee recently proposed an alternative physical layer relying on UWB technology.
The advantages of this new UWB air interface are mainly an increased data rate which can be tuned in function of the channel quality, an extended communication range, lower power consumption and the possibility to use the air interface for accurate positioning of the transceivers.
In this article, we discuss some of the key challenges associated to the design of UWB transmitters. We further present the first reported transmitter complying with the new 802.15.4a standard, which has been implemented in standard 90 nm CMOS technology and shows a record low-power consumption of 1 mW for a net data rate of 0.85 Mbps.
To read the full article, click here
Related Semiconductor IP
- Low Power Ultra-wideband (UWB) IP
- 1Gbit/s LDPC Decoder and Encoder (WiMedia UWB)
- 3 to 10GHz Low Noise Amplifier for UWB Application
- Multi-protocol wireless plaform integrating 802.11ax (Wi-Fi 6), Bluetooth 5.4 Dual Mode, 802.15.4 (for Thread, Zigbee and Matter)
- Silicon solutions & Protocols and Software applications for Ultra Wideband Technologies
Related Articles
- Achieving Your Low Power Goals with Synopsys Ultra Low Leakage IO
- Akida Exploits Sparsity For Low Power in Neural Networks
- Low-Power wireless sensor networks for the Internet of Things
- How silicon and circuit optimizations help FPGAs offer lower size, power and cost in video bridging applications
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow