Using mixed-signal FPGAs to take motion control to the next step
Yvonne Lin, Microsemi Corporation
12/10/2010 12:17 PM EST
Abstract
Motion control systems (and by extension, motor control methods) are becoming more complex as they address ever escalating market needs. Increasing demands for energy efficiency, increased functionality, reduced size, and higher levels of integration push designers to look for more innovative solutions.
Until now, the available solutions involved control algorithms implemented in digital signal processors or microcontrollers. However, to achieve the response time required for complex motor control algorithms such as field-oriented control, hardware acceleration is often required.
In addition, analog circuitry is needed to read sensors, determine position and speed, check for faults, monitor temperature, etc., plus digital connections are required to interface with the rest of the system. The resulting collection of discrete devices delivered a solution that fell short in reliability, integration, and cost.
What has eluded the designer until now has been a single-chip solution that can address all of these needs; that is, until the introduction of SmartFusion mixed signal FPGAs. Microsemi’s SmartFusion device combines the three elements required by designers of next-generation motion control systems – a high-performance microcontroller, dense FPGA fabric, and programmable analog – all in a single package, allowing designers to achieve both high levels of integration and low cost.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Mixed-Signal Designs: The benefits of digital control of analog signal chains
- Free I/O: Improving FPGA clock distribution control
- Control an FPGA bus without using the processor
- Resets in FPGA & ASIC control and data paths
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM