Using mixed-signal FPGAs to take motion control to the next step
Yvonne Lin, Microsemi Corporation
12/10/2010 12:17 PM EST
Abstract
Motion control systems (and by extension, motor control methods) are becoming more complex as they address ever escalating market needs. Increasing demands for energy efficiency, increased functionality, reduced size, and higher levels of integration push designers to look for more innovative solutions.
Until now, the available solutions involved control algorithms implemented in digital signal processors or microcontrollers. However, to achieve the response time required for complex motor control algorithms such as field-oriented control, hardware acceleration is often required.
In addition, analog circuitry is needed to read sensors, determine position and speed, check for faults, monitor temperature, etc., plus digital connections are required to interface with the rest of the system. The resulting collection of discrete devices delivered a solution that fell short in reliability, integration, and cost.
What has eluded the designer until now has been a single-chip solution that can address all of these needs; that is, until the introduction of SmartFusion mixed signal FPGAs. Microsemi’s SmartFusion device combines the three elements required by designers of next-generation motion control systems – a high-performance microcontroller, dense FPGA fabric, and programmable analog – all in a single package, allowing designers to achieve both high levels of integration and low cost.
To read the full article, click here
Related Semiconductor IP
- Mesochronous Bridge for PCIe/CXL
- AI-native GPU
- OpenGMSL Verification IP
- OpenGMSL Leaf IP
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
Related Articles
- Mixed-Signal Designs: The benefits of digital control of analog signal chains
- Free I/O: Improving FPGA clock distribution control
- Control an FPGA bus without using the processor
- Resets in FPGA & ASIC control and data paths
Latest Articles
- FlexSpIM: An Event-Based Digital Compute-In-Memory Accelerator with Flexible Operand Resolution and Layer-Wise Hybrid Stationarity
- MeshKV: A Network-on-Chip KV Cache Fabric for Scalable Transformer Decoding Accelerators
- Analog Pin Directionality as an Exfiltration Attack Surface in Mixed-Signal ICs
- SIMT-Aware Lockstep Verification and Functional-Coverage Closure Methodology for an Open-Source RISC-V GPGPU: A UVM 1.2 Environment
- Efficient Hardware Information-Flow Tracking for Pre-Silicon Security Testing